{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T05:38:10Z","timestamp":1792906690913,"version":"4.5.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cgo.2004.1281672","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"163-174","source":"Crossref","is-referenced-by-count":10,"title":["Single-dimension software pipelining for multi-dimensional loops"],"prefix":"10.1109","author":[{"family":"Hongbo Rong","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Zhizhong Tang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Govindarajan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Douillet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.R.","family":"Gao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Intel IA-64 Architecture Software Developer\u2019s Manual","volume":"1","year":"2001","journal-title":"IA-64 Application Architecture. Intel Corp."},{"key":"ref2","first-page":"1","article-title":"Fine-grain parallelization and the wavefront method","volume-title":"Languages and Compilers for Parallel Computing","author":"Aiken","year":"1990"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/71.476167"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/212094.212131"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/567067.567085"},{"key":"ref6","article-title":"Optimizing Compilers for Modern Architectures: A Dependence Based Approach","author":"Allen","year":"2002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/b102311"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1996.495462"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/197320.197366"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/71.298207"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-1362-8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/504914.504921"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61736-1_44"},{"key":"ref14","article-title":"Software pipelining for nested loops","volume-title":"ACAPS Tech Memo 53, School of Computer Science","author":"Gao","year":"1993"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/71.544355"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/173262.155115"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/360827.360844"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/267959.269966"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45306-7_12"},{"key":"ref21","volume-title":"Livermore loops coded in c","author":"Peters"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2002.1015491"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1994.288280"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205181"},{"key":"ref26","article-title":"Software Pipelining of Nested Loops","author":"Rong","year":"2001"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281673"},{"key":"ref28","article-title":"Hardware controlled shifts and rotations supporting software pipelining of loop nests","volume-title":"China Patent","author":"Rong","year":"2000"},{"key":"ref29","article-title":"Single-dimension software pipelining for multidimensional loops","volume-title":"CAPSL Technical Memo 49, Department of Electrical and Computer Engineering, University of Delaware, Newark, Delaware","author":"Rong","year":"2003"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61053-7_49"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/113446.113449"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566468"}],"event":{"name":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","location":"San Jose, CA, USA"},"container-title":["International Symposium on Code Generation and Optimization, 2004. CGO 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9012\/28612\/01281672.pdf?arnumber=1281672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T05:28:28Z","timestamp":1792906108000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1281672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/cgo.2004.1281672","relation":{},"subject":[]}}