{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:48:10Z","timestamp":1729637290949,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cgo.2004.1281673","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"175-186","source":"Crossref","is-referenced-by-count":2,"title":["Code generation for single-dimension software pipelining of multi-dimensional loops"],"prefix":"10.1109","author":[{"family":"Hongbo Rong","sequence":"first","affiliation":[]},{"given":"A.","family":"Douillet","sequence":"additional","affiliation":[]},{"given":"R.","family":"Govindarajan","sequence":"additional","affiliation":[]},{"given":"G.R.","family":"Gao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61053-7_49"},{"year":"0","author":"ronning","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281672"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697012"},{"journal-title":"Software Pipelining of Nested Loops","year":"2001","author":"rong","key":"14"},{"journal-title":"Livermore Loops Coded in C","year":"0","author":"peters","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205181"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205184"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/212094.212131"},{"volume":"1","journal-title":"Intel IA-64 Architecture Software Developer's Manual Vol 1 IA-64 Application Architecture","year":"2001","key":"1"},{"key":"10","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1007\/3-540-45306-7_12","article-title":"Software pipelining of nested loops","volume":"2027","author":"muthukumar","year":"2001","journal-title":"Lecture Notes in Computer Science"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"volume":"28","journal-title":"SIGPlan Notices","year":"1993","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155115"},{"key":"4","first-page":"29","article-title":"Controlling code size of software-pipelined loops on the TMS320C6000 VLIW DSP architecture","author":"granston","year":"2001","journal-title":"Proceedings of 3rd IEEE\/ACM Workshop on Media and Stream Processors"},{"key":"9","article-title":"Reduced code size modulo scheduling in the absence of hardware support","author":"llosa","year":"2002","journal-title":"Proc 25th Annu Int Symp Microarchitecture"},{"volume":"23","journal-title":"SIGPlan Notices","year":"1988","key":"8"}],"event":{"name":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","location":"San Jose, CA, USA"},"container-title":["International Symposium on Code Generation and Optimization, 2004. CGO 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9012\/28612\/01281673.pdf?arnumber=1281673","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:56:25Z","timestamp":1497585385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1281673\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/cgo.2004.1281673","relation":{},"subject":[]}}