{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:02:49Z","timestamp":1729645369924,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cgo.2004.1281675","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"201-212","source":"Crossref","is-referenced-by-count":1,"title":["FLASH: foresighted latency-aware scheduling heuristic for processors with customized datapaths"],"prefix":"10.1109","author":[{"given":"M.","family":"Kudlur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Ravindran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Clark","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Mahlke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2570-4"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903258"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993111"},{"key":"16","article-title":"The phase transition behavior of maintaining Arc consistency","author":"grant","year":"1995","journal-title":"10th Europ Conf Artific Intelligence"},{"journal-title":"Bulldog A Compiler for VLIW Architectures","year":"1985","author":"ellis","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212830"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781165"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1145\/70082.68183","article-title":"Architecture and compiler tradeoffs for a long instrction word microprocessor","author":"cohn","year":"1989","journal-title":"Proc ASPLOS-III"},{"journal-title":"Code Generation for Embedded Processors","year":"1995","author":"marwedel","key":"21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3169-9"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/40.216747"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742792"},{"journal-title":"Complexity-Effective Superscalar Processors","year":"1998","author":"palacharla","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/503720.503734"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597152"},{"journal-title":"An infrastructure for research in ILP","year":"0","key":"28"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476811"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2000.888354"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502241"},{"key":"1","article-title":"Pipelining and bypassing in a VLIW processor","volume":"5","author":"abnous","year":"1995","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MPCS.1994.367017"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697027"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/12.165397"},{"key":"4","article-title":"Graph-partitioning based instruction scheduling for clustered processors","author":"aleta?","year":"2001","journal-title":"Proceedings of the 34th Annual International Symposium on Microarchitecture"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995718"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1460299.1460304"}],"event":{"name":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","location":"San Jose, CA, USA"},"container-title":["International Symposium on Code Generation and Optimization, 2004. CGO 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9012\/28612\/01281675.pdf?arnumber=1281675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:56:25Z","timestamp":1497585385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1281675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/cgo.2004.1281675","relation":{},"subject":[]}}