{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T12:49:11Z","timestamp":1730206151055,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cgo.2004.1281683","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"303-314","source":"Crossref","is-referenced-by-count":8,"title":["Static identification of delinquent loads"],"prefix":"10.1109","author":[{"given":"V.-M.","family":"Panait","sequence":"first","affiliation":[]},{"given":"A.","family":"Sasturkar","sequence":"additional","affiliation":[]},{"family":"Weng-Fai Wong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/MICRO.1994.717399"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/358923.358939"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1093\/comjnl\/42.2.142"},{"year":"0","journal-title":"PAPI Performance Application Programmer Interface","key":"11"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/ISCA.2001.937456"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/512529.512556"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/268806.268810"},{"key":"1","article-title":"Predicting load latencies using cache profiling","volume":"hpl 94 110","author":"abraham","year":"1994","journal-title":"Technical Report"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/MICRO.1995.476832"},{"year":"0","journal-title":"IA-32 Intel Architecture Software Developer's Manual (Order Number 245472)","key":"7"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/263580.263657"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1016\/S0167-6423(99)00010-6"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ISCA.2001.937427"},{"key":"9","first-page":"133","article-title":"Examination of a memory access classification scheme for pointer-intensive and numeric programs","author":"mehrotra","year":"1996","journal-title":"Proc Int Conf Supercomputing"},{"year":"1995","author":"johnson","journal-title":"Automatic Annotation of Instructions with Profiling Information","key":"8"}],"event":{"name":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","location":"San Jose, CA, USA"},"container-title":["International Symposium on Code Generation and Optimization, 2004. CGO 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9012\/28612\/01281683.pdf?arnumber=1281683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:23:34Z","timestamp":1489454614000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1281683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/cgo.2004.1281683","relation":{},"subject":[]}}