{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T00:39:26Z","timestamp":1725755966038},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/cgo.2013.6495000","type":"proceedings-article","created":{"date-parts":[[2013,4,11]],"date-time":"2013-04-11T21:38:10Z","timestamp":1365716290000},"page":"1-10","source":"Crossref","is-referenced-by-count":2,"title":["On the platform specificity of STM instrumentation mechanisms"],"prefix":"10.1109","author":[{"family":"Wenjia Ruan","sequence":"first","affiliation":[]},{"family":"Yujie Liu","sequence":"additional","affiliation":[]},{"family":"Chao Wang","sequence":"additional","affiliation":[]},{"given":"M.","family":"Spear","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989501"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1449764.1449780"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378562"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250673"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1994.288305"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378588"},{"journal-title":"Intel\ufffd Architecture Instruction Set Extensions Programming Reference","year":"2012","key":"11"},{"key":"12","article-title":"PhTM: Phased transactional memory","author":"lev","year":"2007","journal-title":"1st ACM SIGPLAN Workshop on Transactional Computing"},{"key":"21","article-title":"Architectural support for software transactional memory","author":"saha","year":"2006","journal-title":"Proceedings of the 39th IEEE\/ACM International Symposium on Microarchitecture"},{"key":"20","article-title":"McRT-STM: A high performance software transactional memory system for a multi-core runtime","author":"saha","year":"2006","journal-title":"Proc ACM Symp Principles & Practice of Parallel Programming"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1073814.1073861"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1583991.1584012"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250676"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810530"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.30"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.4"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086733"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378584"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755918"},{"journal-title":"Draft Specification of Transactional Language Constructs for C++","year":"2009","author":"adl-tabatabai","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/872035.872048"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1594835.1504203"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/11864219_14","article-title":"Transactional locking II","author":"dice","year":"2006","journal-title":"20th International Symposium on Distributed Computing"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810531"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950373"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693464"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133984"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1145\/1345206.1345241","article-title":"Dynamic performance tuning of word-based software transactional memory","author":"felber","year":"2008","journal-title":"Proc ACM Symp Principles & Practice of Parallel Programming"}],"event":{"name":"2013 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)","start":{"date-parts":[[2013,2,23]]},"location":"Shenzhen","end":{"date-parts":[[2013,2,27]]}},"container-title":["Proceedings of the 2013 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6489844\/6494968\/06495000.pdf?arnumber=6495000","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T19:57:35Z","timestamp":1715198255000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6495000\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/cgo.2013.6495000","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}