{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:06Z","timestamp":1763468106710},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/cgo.2013.6495003","type":"proceedings-article","created":{"date-parts":[[2013,4,11]],"date-time":"2013-04-11T21:38:10Z","timestamp":1365716290000},"page":"1-11","source":"Crossref","is-referenced-by-count":4,"title":["Improving data access efficiency by using a tagless access buffer (TAB)"],"prefix":"10.1109","author":[{"given":"A.","family":"Bardizbanyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Gavin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Whalley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sjalander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Larsson-Edefors","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"McKee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Stenstrom","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1109\/MICRO.2001.991111","article-title":"Direct addressed caches for reduced power consumption","author":"witchel","year":"2001","journal-title":"30th ACM\/IEEE Int Symp on Microarchitecture"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1344418.1344428"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224093"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"14","first-page":"101","article-title":"Fast speculative address generation and way caching for reducing L1 data cache energy","author":"nicolaescu","year":"2006","journal-title":"Proc Int Conf on Computer Design"},{"key":"11","first-page":"690","author":"kandemir","year":"2001","journal-title":"Dynamic Management of Scratchpad Memory Space"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824299"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CODES.2002.1003604"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"journal-title":"Programming for AIX Assembler Language Reference Instruction Set","year":"2006","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291368"},{"key":"7","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.224"},{"key":"5","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54023"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"8","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Int Workshop on Workload Characterization"}],"event":{"name":"2013 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)","start":{"date-parts":[[2013,2,23]]},"location":"Shenzhen","end":{"date-parts":[[2013,2,27]]}},"container-title":["Proceedings of the 2013 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6489844\/6494968\/06495003.pdf?arnumber=6495003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T11:14:50Z","timestamp":1498043690000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6495003\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/cgo.2013.6495003","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}