{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:17Z","timestamp":1763468237402},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/cgo.2015.7054203","type":"proceedings-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T17:47:12Z","timestamp":1426009632000},"source":"Crossref","is-referenced-by-count":29,"title":["HELIX-UP: Relaxing program semantics to unleash parallelization"],"prefix":"10.1109","author":[{"given":"Simone","family":"Campanoni","sequence":"first","affiliation":[]},{"given":"Glenn","family":"Holloway","sequence":"additional","affiliation":[]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1369396.1369399"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/71.926166"},{"key":"ref31","article-title":"POSH: A TLS compiler that exploits program structure","author":"wei","year":"2006","journal-title":"PPoPP"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542302"},{"key":"ref35","article-title":"Uncovering hidden loop level parallelism in sequential applications","author":"zhong","year":"2008","journal-title":"HPCA"},{"key":"ref34","article-title":"Happy: Hyperthread-aware power profiling dynamically","author":"zhai","year":"2014","journal-title":"USENIX ATC"},{"key":"ref10","article-title":"Redundant synchronization elimination for DOACROSS loops","author":"chen","year":"1999","journal-title":"IEEE PDS"},{"key":"ref11","article-title":"DOACROSS: Beyond vectorization for multiprocessors","author":"cytron","year":"1986","journal-title":"ICPP"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/318789.318807"},{"key":"ref13","article-title":"The STAMPede approach to thread-level speculation","author":"gregory","year":"2005","journal-title":"ACM TCS"},{"key":"ref14","article-title":"Decoupled software pipelining creates parallelization opportunities","author":"jialu","year":"2010","journal-title":"CGO"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772975"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950390"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1016\/S0065-2458(08)60706-8","article-title":"Parallelization of DOALL and DOACROSS loops - a survey","author":"hurson","year":"1997","journal-title":"Advances in Computers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229474"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259028"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650541"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/spe.950"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2025113.2025133"},{"key":"ref6","article-title":"HELIX-RC: An architecture-compiler codesign for automatic parallelization of irregular programs","author":"campanoni","year":"2014","journal-title":"ISCA"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542496"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.50"},{"key":"ref8","article-title":"Verifying quantitative reliability for programs that execute on unreliable hardware","author":"carbin","year":"2013","journal-title":"OOPSLA"},{"key":"ref7","article-title":"Detecting and escaping infinite loops with jolt","author":"carbin","year":"2011","journal-title":"ECOOP"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-19027-9_15"},{"key":"ref1","article-title":"ALTER: Exploiting breakable dependences for parallelization","author":"abhishek","year":"2011","journal-title":"PLDI"},{"key":"ref9","article-title":"On effective execution of nonuniform DOACROSS loops","author":"chen","year":"1996","journal-title":"IEEE TPDS"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629407"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465790"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/181181.181265"},{"key":"ref24","article-title":"Speculative parallelization using software multithreaded transactions","author":"raman","year":"2010","journal-title":"ASPLOS"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.13"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540711"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356074"}],"event":{"name":"2015 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)","location":"San Francisco, CA, USA","start":{"date-parts":[[2015,2,7]]},"end":{"date-parts":[[2015,2,11]]}},"container-title":["2015 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7041249\/7054173\/07054203.pdf?arnumber=7054203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T03:03:50Z","timestamp":1498187030000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7054203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/cgo.2015.7054203","relation":{},"subject":[],"published":{"date-parts":[[2015,2]]}}}