{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T08:46:55Z","timestamp":1771922815749,"version":"3.50.1"},"reference-count":71,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,31]]},"DOI":"10.1109\/cgo68049.2026.11394840","type":"proceedings-article","created":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T20:46:32Z","timestamp":1771879592000},"page":"403-415","source":"Crossref","is-referenced-by-count":0,"title":["Dr.avx: A Dynamic Compilation System for Seamlessly Executing Hardware-Unsupported Vectorization Instructions"],"prefix":"10.1109","author":[{"given":"Yue","family":"Tang","sequence":"first","affiliation":[{"name":"East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mianzhi","family":"Wu","sequence":"additional","affiliation":[{"name":"East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yufeng","family":"Li","sequence":"additional","affiliation":[{"name":"East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haoyu","family":"Liao","sequence":"additional","affiliation":[{"name":"East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianmei","family":"Guo","sequence":"additional","affiliation":[{"name":"East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Huang","sequence":"additional","affiliation":[{"name":"East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Avx-512 \u2014 Wikipedia, the free encyclopedia","author":"contributors","year":"2025"},{"key":"ref2","volume-title":"Alder lake-microarchitectures-intel","year":"2025"},{"key":"ref3","volume-title":"Is avx-512 fused off on alder lake client products? Intel Support Article ID 000089918","author":"Corporation","year":"2022"},{"key":"ref4","volume-title":"Intel nukes alder lake\u2019s avx-512 support, now fuses it off in silicon","author":"Alcorn","year":"2022"},{"key":"ref5","volume-title":"Intel is set to disable avx-512 on its 12th gen cpus","author":"Szewczyk","year":"2022"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2017.35"},{"key":"ref7","article-title":"Arm64 cpu feature registers"},{"key":"ref8","volume-title":"Risc-v vector extension 0.7.1","year":"2019"},{"key":"ref9","volume-title":"Risc-v vector extension 1.0","year":"2021"},{"key":"ref10","volume-title":"Skylake x-cores-intel","year":"2018"},{"key":"ref11","volume-title":"Cascade lake-microarchitectures-intel","year":"2025"},{"key":"ref12","volume-title":"Cooper lake-microarchitectures-intel","year":"2025"},{"key":"ref13","volume-title":"Ice lake (server)-microarchitectures-intel","year":"2025"},{"key":"ref14","volume-title":"Rocket lake-microarchitectures-intel","year":"2021"},{"key":"ref15","volume-title":"Cannon lake-microarchitectures-intel","year":"2019"},{"key":"ref16","volume-title":"Ice lake (client)-microarchitectures-intel","year":"2025"},{"key":"ref17","volume-title":"Tiger lake-microarchitectures-intel","year":"2023"},{"key":"ref18","volume-title":"12th gen intel core processor game dev guide","year":"2022"},{"key":"ref19","volume-title":"Mysql","year":"2025"},{"key":"ref20","volume-title":"Mongodb","year":"2025"},{"key":"ref21","volume-title":"Nginx","year":"2025"},{"key":"ref22","volume-title":"llama.cpp","year":"2023"},{"key":"ref23","volume-title":"Gathering intel on intel avx-512 transitions","author":"Downs","year":"2020"},{"key":"ref24","volume-title":"On the dangers of intel\u2019s frequency scaling","author":"Krasnov","year":"2017"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3383669.3398282"},{"key":"ref26","article-title":"AVX512 support \u2013 Illegal instruction (core dumped)","volume-title":"PyTorch Forums, Online","author":"Fortini","year":"2024"},{"key":"ref27","article-title":"Does IPEX 1.12.0 work on machine without AVX512?","volume-title":"GitHub Issue #235, intel\/intel-extension-for-pytorch","year":"2022"},{"key":"ref28","article-title":"Intel Extension for PyTorch CPU 1.12.100 Release Notes","volume-title":"Project documentation, Online","year":"2022"},{"key":"ref29","article-title":"Illegal instruction error when running llama-server","volume-title":"GitHub Issue #8734, ggml-org\/llama.cpp","year":"2024"},{"key":"ref30","article-title":"Core dumped on trying to import from llama_cpp module when built with CUBLAS=on","volume-title":"GitHub Issue #412, abetlen\/llama-cpp-python","author":"space","year":"2023"},{"key":"ref31","article-title":"\u2018illegal Instruction\u2019 in release builds when compiling with \u2018Visual Studio 17 2022\u2019","volume-title":"AV1 Discussion","author":"Qadir","year":"2023"},{"key":"ref32","article-title":"Invalid AVX512 instructions generated when compiling for AVX2","volume-title":"Microsoft Developer Community","year":"2023"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/wcre.2013.6671280"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/cgo.2019.8661201"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/233013.233025"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/cmpcon.1997.584668"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/2.825695"},{"key":"ref38","first-page":"191","article-title":"IA-32 execution layer: a two-phase dynamic translator designed to support IA-32 applications on itanium-based systems","volume-title":"Proceedings of the 36th Annual International Symposium on Microarchitecture, San Diego, CA, USA, December 3-5, 2003","author":"Baraz"},{"key":"ref39","first-page":"41","article-title":"Qemu, a fast and portable dynamic translator","volume-title":"Proceedings of the FREENIX Track: 2005 USENIX Annual Technical Conference, April 10-15, 2005, Anaheim, CA, USA","author":"Bellard"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/cgo.2006.27"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/cgo.2006.22"},{"key":"ref42","volume-title":"Intel core processors and intel bridge technology unleash new performance","year":"2021"},{"key":"ref43","volume-title":"Apple core processors and intel bridge technology unleash new performance","year":"2025"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3453933.3454022"},{"key":"ref45","volume-title":"Box64","year":"2025"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/358438.349303"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1275571.1275600"},{"key":"ref48","article-title":"Efficient, transparent, and comprehensive runtime code manipulation","volume-title":"Ph.D. dissertation","author":"Bruening","year":"2004"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"ref50","volume-title":"Intel sde64","author":"Corporation","year":"2025"},{"key":"ref51","article-title":"Dr.avx","year":"2025"},{"key":"ref52","volume-title":"Knights landing-microarchitectures-intel","year":"2018"},{"key":"ref53","first-page":"627","article-title":"Reassembleable disassembling","volume-title":"24th USENIX Security Symposium, USENIX Security 15, Washington, D.C., USA, August 12-14, 2015","author":"Wang","year":"2015"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385972"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/cgo57630.2024.10444850"},{"key":"ref56","volume-title":"Dynamorio 10.0.0","year":"2023"},{"key":"ref57","volume-title":"Spec cint2017","year":"2025"},{"key":"ref58","volume-title":"Llvm test suite","year":"2025"},{"key":"ref59","volume-title":"Sysbench","year":"2025"},{"key":"ref60","volume-title":"Ycsb","year":"2025"},{"key":"ref61","volume-title":"Llama 2","year":"2025"},{"key":"ref62","volume-title":"llama-bench","year":"2023"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.05.002"},{"key":"ref64","first-page":"1233","article-title":"Improving SIMD code generation in QEMU","volume-title":"Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, DATE 2015, Grenoble, France, March 9-13, 2015","author":"Fu"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/pact.2017.15"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.07.008"},{"key":"ref67","volume-title":"Arm instruction emulator","author":"Limited","year":"2025"},{"key":"ref68","volume-title":"Arm Architecture Reference Manual Supplement: The Scalable Vector Extension, Arm Ltd.","year":"2021"},{"key":"ref69","volume-title":"spec lists SVE-implemented Vector Length: 128\/256\/512 bits;","year":"2020"},{"key":"ref70","article-title":"Scalable vector extensions support \u2014 neoverse n2","year":"2021"},{"key":"ref71","volume-title":"Dr.avx: A dynamic compilation system for seamlessly executing hardware-unsupported vectorization instructions (artifact)","author":"Tang","year":"2025"}],"event":{"name":"2026 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)","location":"Sydney, Australia","start":{"date-parts":[[2026,1,31]]},"end":{"date-parts":[[2026,2,4]]}},"container-title":["2026 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11395173\/11394837\/11394840.pdf?arnumber=11394840","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T07:41:51Z","timestamp":1771918911000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11394840\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,31]]},"references-count":71,"URL":"https:\/\/doi.org\/10.1109\/cgo68049.2026.11394840","relation":{},"subject":[],"published":{"date-parts":[[2026,1,31]]}}}