{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:22:01Z","timestamp":1729617721480,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/change.2011.6172448","type":"proceedings-article","created":{"date-parts":[[2012,3,28]],"date-time":"2012-03-28T15:47:51Z","timestamp":1332949671000},"page":"1-8","source":"Crossref","is-referenced-by-count":7,"title":["HERA: Hardware evolution over reconfigurable architectures"],"prefix":"10.1109","author":[{"given":"Davide Basilio","family":"Bartolini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabio","family":"Cancare","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Carminati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"FPGA-based Systems for Evolvable Hardware","volume":"12","author":"lambert","year":"2006","journal-title":"Transactions on Engineering Computing and Technology"},{"key":"17","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1007\/11549703_6","article-title":"Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs","volume":"3637","author":"upegui","year":"2005","journal-title":"Lecture Notes in Computer Science"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/MWSCAS.2007.4488542"},{"year":"2010","journal-title":"Partial Reconfiguration User Guide","key":"15"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/EH.1999.785430"},{"key":"13","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1007\/3-540-36553-2_17","article-title":"Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware","author":"sekanina","year":"2003","journal-title":"Lecture Notes in Computer Science"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1145\/1265949.1265954"},{"key":"11","doi-asserted-by":"crossref","first-page":"390","DOI":"10.1007\/3-540-63173-9_61","article-title":"An Evolved Circuit, Intrinsic in Silicon, Entwined with Physics","volume":"1259","author":"thompson","year":"1996","journal-title":"Lecture Notes in Computer Science"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/EH.2000.869357"},{"year":"2008","author":"han","journal-title":"Data Mining Concepts and Techniques","key":"21"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/4235.788489"},{"year":"2010","journal-title":"Acute Inflammations Data Set UCI Machine Learning Repository","key":"20"},{"key":"2","first-page":"417","article-title":"Evolving Hardware with Genetic Learning: A First Step Towards Building a Darwin Machine","author":"higuchi","year":"1993","journal-title":"Proceedings of Int Conf on from Animals to Animats"},{"key":"1","first-page":"441","article-title":"Evolvable Hardware: Genetic Programming of a Darwin Machine","author":"garis","year":"0","journal-title":"Proceedings of Int Conf on Artificial Neural Nets and Genetic Algorithms 1993"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/ISCAS.2010.5537429"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/TEVC.2009.2025032"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1007\/978-3-642-17604-3_53"},{"key":"5","first-page":"725","article-title":"Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation","author":"upegui","year":"2008","journal-title":"Evolvable FPGAs"},{"key":"4","first-page":"821","article-title":"An Evolvable Hardware Tutorial","author":"torresen","year":"0","journal-title":"Proceedings of the Field Programmable Logic and Application 2004"},{"key":"9","first-page":"608","article-title":"A Highly Parallel FPGA-based Evolvable Hardware Architecture","volume":"19","author":"cancare","year":"2010","journal-title":"Advances in Parallel Computing"},{"year":"2008","journal-title":"Virtex-4 FPGA User Guide","key":"8"}],"event":{"name":"2011 1st International Workshop on Computing in Heterogeneous, Autonomous 'N' Goal-Oriented Environments (CHANGE)","start":{"date-parts":[[2011,3,6]]},"location":"Newport Beach, CA, USA","end":{"date-parts":[[2011,3,6]]}},"container-title":["2011 1st International Workshop on Computing in Heterogeneous, Autonomous 'N' Goal-Oriented Environments (CHANGE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6166943\/6172442\/06172448.pdf?arnumber=6172448","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T12:15:29Z","timestamp":1497960929000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6172448\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/change.2011.6172448","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}