{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T16:23:57Z","timestamp":1774628637101,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2002.1012766","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T17:52:33Z","timestamp":1056563553000},"page":"59-62","source":"Crossref","is-referenced-by-count":10,"title":["Nearest neighbour interconnect architecture in deep submicron FPGAs"],"prefix":"10.1109","author":[{"given":"A.","family":"Roopchansingh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Rose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Logic Synthesis and Optimization Benchmarks, Version 3.0","author":"yang","year":"1991","journal-title":"Tech Report"},{"key":"ref11","year":"1988","journal-title":"The CAL1024 Datasheet"},{"key":"ref12","year":"0","journal-title":"ATMEL Datasheet"},{"key":"ref13","year":"0","journal-title":"Xilinx Datasheets"},{"key":"ref4","article-title":"Timing Driven Placement for FPGAs","author":"marquardt","year":"1999","journal-title":"Right Track CAD"},{"key":"ref3","author":"gray","year":"1989","journal-title":"Configurable Hardware A New Paradigm for Comnutation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"ref5","article-title":"Cluste $.$ Based Architecture, Timing Driven Packing and Timing Driven Placement for FPGAs","author":"marquardt","year":"1999"},{"key":"ref8","article-title":"SIS: A System for Sequential Circuit Analysis","author":"sentovich","year":"1990","journal-title":"Tech Report No UCB\/ERL M92\/41"},{"key":"ref7","author":"sheng","year":"2000","journal-title":"Mixing Buffers and Pass Transistor in FPGA Routing Architectures"},{"key":"ref2","author":"roopchansingh","year":"2002","journal-title":"M A Sc Thesis in progress Nearest Neighbour Interconnect Architecture in Deep Submicron FPGAs"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"}],"event":{"name":"IEEE 2002 Custom Integrated Circuits Conference","location":"Orlando, FL, USA","acronym":"CICC-02"},"container-title":["Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7911\/21814\/01012766.pdf?arnumber=1012766","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T20:13:31Z","timestamp":1489176811000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1012766\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/cicc.2002.1012766","relation":{},"subject":[]}}