{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:25:58Z","timestamp":1725438358120},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2002.1012774","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:52:33Z","timestamp":1056577953000},"page":"93-96","source":"Crossref","is-referenced-by-count":0,"title":["The embedded SCR NMOS and low capacitance ESD protection device"],"prefix":"10.1109","author":[{"family":"Jian-Hsing Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.H.","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.R.","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.Y.","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.L.","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.C.","family":"Ong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/55.75685"},{"key":"ref3","first-page":"1194","article-title":"ESD protection design on analogy pin with very low input capacitance for high frequency or current-mode applications","author":"ker","year":"2000","journal-title":"IEEE J of Solid-State Circuits"},{"key":"ref2","first-page":"143","article-title":"A comparison of ESD protection for RFIC'S: performance vs. parasitics","author":"feng","year":"2000","journal-title":"IEEE MIT-S Digest"},{"key":"ref1","first-page":"251","article-title":"Investigation on different ESD protection strategies devoted to 3.3V RF application (2GHz) in a 0.18 um CMOS process","author":"richier","year":"2000","journal-title":"EOS_ESD symposium"}],"event":{"name":"IEEE 2002 Custom Integrated Circuits Conference","acronym":"CICC-02","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7911\/21814\/01012774.pdf?arnumber=1012774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,11]],"date-time":"2017-03-11T01:18:36Z","timestamp":1489195116000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1012774\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/cicc.2002.1012774","relation":{},"subject":[]}}