{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T16:06:42Z","timestamp":1764432402250},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2002.1012775","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:52:33Z","timestamp":1056577953000},"page":"99-102","source":"Crossref","is-referenced-by-count":13,"title":["A simple 1-transistor capacitor-less memory cell for high performance embedded DRAMs"],"prefix":"10.1109","author":[{"given":"P.C.","family":"Fazan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Okhonin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Nagoga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-M.","family":"Sallese","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.649449"},{"key":"ref3","first-page":"45","article-title":"A high performance 0.18 um merged DRAM\/logic technology featuring 0.45 um2 stacked capacitor cell","author":"hamada","year":"1999","journal-title":"IEDM Tech Digest"},{"journal-title":"IBM Embedded DRAM","year":"2001","key":"ref10"},{"key":"ref6","first-page":"33","article-title":"A 0.15 um logic based embedded DRAM technology featuring 0.425 um2 stacked cell using MIM capacitor","author":"takeuchi","year":"2001","journal-title":"Symp VLSI Technol Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746364"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SOIC.2001.958032"},{"key":"ref7","first-page":"1","article-title":"Advantages and challenges of high performance logic on SOI","author":"pella","year":"2001","journal-title":"IEEE Int SOI Conf Proc"},{"key":"ref2","first-page":"41","article-title":"An embedded 0.405 um2 stacked DRAM technology integrated with high performance 0.2 um CMOS logic and 6 level metallization","author":"yoshida","year":"1999","journal-title":"IEDM Tech Digest"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.75052"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/6.755442"}],"event":{"name":"IEEE 2002 Custom Integrated Circuits Conference","acronym":"CICC-02","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7911\/21814\/01012775.pdf?arnumber=1012775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,11]],"date-time":"2017-03-11T01:18:38Z","timestamp":1489195118000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1012775\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2002.1012775","relation":{},"subject":[]}}