{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T04:54:54Z","timestamp":1744520094747,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2002.1012782","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T17:52:33Z","timestamp":1056563553000},"page":"129-132","source":"Crossref","is-referenced-by-count":4,"title":["A new reduced clock-swing flip-flop: NAND-type keeper flip-flop (NDKFF)"],"prefix":"10.1109","author":[{"given":"M.","family":"Tokumasu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Fujii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Ohta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Fuse","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Kameyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A low-power half-swing clocking scheme for flip-flop with complementary gate and source drive","volume":"e82 c","author":"kim","year":"1999","journal-title":"IEICE Trans Electron"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"ref6","first-page":"138","article-title":"Flow-through latch and edge-triggered flip-flop hybrid elements","author":"partovi","year":"1996","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","article-title":"A new single-clock flip-flop for half-swing clocking","volume":"e82 a","author":"kwon","year":"1999","journal-title":"IEICE Trans Fundamentals"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.375963"},{"key":"ref1","first-page":"3","article-title":"Low-power circuit design for multimedia CMOS VLSTs","author":"sakurai","year":"1996","journal-title":"Proc Synthesis Sys Integration Mixed Technol (SASIMI)"}],"event":{"name":"IEEE 2002 Custom Integrated Circuits Conference","acronym":"CICC-02","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7911\/21814\/01012782.pdf?arnumber=1012782","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T20:01:09Z","timestamp":1489176069000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1012782\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/cicc.2002.1012782","relation":{},"subject":[]}}