{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:43:49Z","timestamp":1771613029066,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2002.1012825","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T17:52:33Z","timestamp":1056563553000},"page":"307-310","source":"Crossref","is-referenced-by-count":12,"title":["A design methodology for integrating IP into SOC systems"],"prefix":"10.1109","author":[{"given":"P.","family":"Coussy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Baganne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Martin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Synthesis of communication Interfaces for SOC using VSIA recommendation","author":"cyr","year":"2001","journal-title":"Proc of DATE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.621435"},{"key":"ref12","article-title":"High-level synthesis Introduction to Chip and System Design","author":"gajski","year":"1992"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2649-7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2887-3"},{"key":"ref4","article-title":"Interface-Based Design","author":"rowson","year":"1997","journal-title":"Proc of DAC"},{"key":"ref3","article-title":"VSI abandons plans for system-chip bus","author":"cataldo","year":"1997","journal-title":"EETimes"},{"key":"ref6","article-title":"Sonics µnetworks Technical Overview","year":"2000"},{"key":"ref5","article-title":"Techniques for reducing Read Latency of Core Bus Wrapper","author":"lysescky","year":"2000","journal-title":"Proc of DATE"},{"key":"ref8","year":"2001","journal-title":"Cadence VCC"},{"key":"ref7","article-title":"CoWare A design environment for heterogeneous hw\/sw systems","author":"van rampaey","year":"1996","journal-title":"Proc of EuroDAC"},{"key":"ref2","year":"0","journal-title":"Virtual Socket Interface Alliance"},{"key":"ref1","year":"0","journal-title":"Inventra"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1145\/277044.277047","article-title":"Automatic synthesis of interfaces between incompatible protocols","author":"passerone","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"}],"event":{"name":"IEEE 2002 Custom Integrated Circuits Conference","location":"Orlando, FL, USA","acronym":"CICC-02"},"container-title":["Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7911\/21814\/01012825.pdf?arnumber=1012825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:40:59Z","timestamp":1497552059000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1012825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/cicc.2002.1012825","relation":{},"subject":[]}}