{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,14]],"date-time":"2025-04-14T04:26:14Z","timestamp":1744604774236},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2002.1012840","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:52:33Z","timestamp":1056577953000},"page":"355-358","source":"Crossref","is-referenced-by-count":1,"title":["A 10Gbase Ethernet transceiver (LAN PHY) in a 1.8 V, 0.18 \u03bcm SOI\/CMOS technology"],"prefix":"10.1109","author":[{"given":"T.","family":"Yoshimura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Ueda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Takasoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Wada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Oka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Kondoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Chiba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Azekawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Ishiwaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"467","article-title":"Impact of 0.1um SOI CMOS with Body-Tied Hybrid Trench Isolation Structure to Break Through the Scaling Crisis of Silicon Technology","author":"hirano","year":"2000","journal-title":"Tech Dig IEDM"},{"journal-title":"IEEE Draft P802 3ae \/D5 0","article-title":"Media Access Control (MAC) Parameters, Physical Layer, and Management Parameter for 10Gb\/s Operation","year":"2001","key":"ref3"},{"key":"ref6","first-page":"308","article-title":"A Two-Chip Receiver for Short Haul Links up to 3.5Gb\/s with PIN-Preamp Module and CDR-DMUX","author":"hauenschild","year":"1998","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545331"},{"key":"ref7","first-page":"78","article-title":"A 10Gb\/s CMOS Clock and Data Recovery Circuit with Frequency Detection","author":"savoj","year":"2001","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","article-title":"70nm SOI-CMOS of 135 GHz fmax with Dual Offset-Implanted Source-Drain Extension Structure for RF\/Analog and Logic Applications","author":"matsumoto","year":"2001","journal-title":"Tech Dig IEDM"},{"key":"ref1","first-page":"14.4.1","article-title":"Circuits and Technologies for Highly Integrated Optical Networking IC's at 10Gbps to 40Gbps","author":"voinigescu","year":"2001","journal-title":"Proceedings of Custom Integrated Circuits Conference"}],"event":{"name":"IEEE 2002 Custom Integrated Circuits Conference","acronym":"CICC-02","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7911\/21814\/01012840.pdf?arnumber=1012840","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,11]],"date-time":"2017-03-11T01:32:08Z","timestamp":1489195928000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1012840\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/cicc.2002.1012840","relation":{},"subject":[]}}