{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,20]],"date-time":"2025-04-20T04:30:12Z","timestamp":1745123412892,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2002.1012871","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T17:52:33Z","timestamp":1056563553000},"page":"445-448","source":"Crossref","is-referenced-by-count":8,"title":["A 8-bit 200 MS\/s interpolating\/averaging CMOS A\/D converter"],"prefix":"10.1109","author":[{"given":"J.","family":"Vandenbussche","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Uyttenhove","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Lauwers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Steyaert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Gielen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.643647"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.695024"},{"key":"ref6","first-page":"404","article-title":"A 16b sigma-delta pipeline ADC with 2.5MHz output data-rate","author":"brooks","year":"1997","journal-title":"Proc IEEE ISSCC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.391116"},{"key":"ref5","article-title":"A 3.3V, 10-b. 25 MS\/s two-Step ADC in 0.35 um CMOS","volume":"34","author":"van der ploeg","year":"1999","journal-title":"IEEE JSSEC"},{"key":"ref8","first-page":"249","article-title":"A6-bit, 1 GHz Acquisition Speed ADC in 0.35 CMOS","author":"uyttenhove","year":"2000","journal-title":"Proc IEEE CICC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.44994"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.545804"},{"key":"ref9","first-page":"86","article-title":"Symbolic Analysis of CMOS Regenerative Comparators","author":"ert van der plas","year":"1999","journal-title":"European Conference on Circuit Theory and Design"},{"key":"ref1","first-page":"193","article-title":"Integrated Analog-To-Digital and Digital-To-Analog Conveners","author":"dy van de plassche","year":"1994","journal-title":"Kluwer Academic Publishers"}],"event":{"name":"IEEE 2002 Custom Integrated Circuits Conference","acronym":"CICC-02","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7911\/21814\/01012871.pdf?arnumber=1012871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T14:07:52Z","timestamp":1489154872000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1012871\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/cicc.2002.1012871","relation":{},"subject":[]}}