{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:46:05Z","timestamp":1742388365032},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2002.1012880","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T17:52:33Z","timestamp":1056563553000},"page":"475-478","source":"Crossref","is-referenced-by-count":1,"title":["Application-dependent scaling tradeoffs and optimization in the SoC era"],"prefix":"10.1109","author":[{"given":"C.H.","family":"Diaz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Mi-Chang Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.C.","family":"Ong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.Y.C.","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"827","author":"scott","year":"1999","journal-title":"NMOS drive current reduction caused by transistor layout and trench isolation induced stress"},{"key":"ref3","first-page":"563","author":"young","year":"2000","journal-title":"A 0 13 um CMOS Technology with 193 nm Lithography and Cu\/Low-k for High Performance Applications"},{"key":"ref10","first-page":"123","author":"mcpherson","year":"2001","journal-title":"Scaling-induced reductions in CMOS reliability margins and the escalating need for increased design-for reliability efforts"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2000.852814"},{"key":"ref5","first-page":"146","article-title":"A $0.15 \\mu {\\rm m}$ CMOS Foundry Technology with $0.1 \\mu {\\rm m}$ Devices for High Performance Applications","year":"2000","journal-title":"VLSI Tech Symp"},{"key":"ref8","first-page":"131","author":"oldiges","year":"2000","journal-title":"Modeling line edge roughness effects in sub 100nm gate length devices"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref2","first-page":"707","author":"rim","year":"1998","journal-title":"IEEE IEDM"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/55.924844"},{"key":"ref1","first-page":"939","article-title":"Hole mobility improvement in SOl and bulk silicon using local strain","author":"tiwari","year":"1997","journal-title":"IEEE IEDM"}],"event":{"name":"IEEE 2002 Custom Integrated Circuits Conference","acronym":"CICC-02","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7911\/21814\/01012880.pdf?arnumber=1012880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T20:06:46Z","timestamp":1489176406000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1012880\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2002.1012880","relation":{},"subject":[]}}