{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:40:25Z","timestamp":1725493225517},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2002.1012892","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:52:33Z","timestamp":1056577953000},"page":"509-512","source":"Crossref","is-referenced-by-count":0,"title":["Passive closed-form time-domain macromodels for on-chip distributed RC interconnects"],"prefix":"10.1109","author":[{"given":"A.","family":"Dounavis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Achar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Nakhla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"418","article-title":"Approximation of wiring delay in MOS-FET LSI","author":"sakurai","year":"1983","journal-title":"IEEE J SSC"},{"key":"ref3","first-page":"331","article-title":"Signal delay in general RC networks","author":"lin","year":"1984","journal-title":"IEEE Trans CAD"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/22.954772"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"563","DOI":"10.1145\/196244.196556","article-title":"delay analysis of vlsi interconnections using the diffusion equation model","author":"kahng","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/15.305466"},{"key":"ref7","first-page":"370","article-title":"Delay analysis of distributed F, C line","author":"rao","year":"1995","journal-title":"IEEE Proc DAC"},{"key":"ref2","first-page":"202","article-title":"Signal delay in RC trees","author":"rubinstein","year":"1983","journal-title":"IEEE TCAD"},{"key":"ref9","first-page":"68","article-title":"An exact analytical time-domain model of distributed RC interconnects for high-speed nonlinear circuit applications","author":"lu","year":"1999","journal-title":"Proc Ninth Great Lakes Symp VLSI"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"}],"event":{"name":"IEEE 2002 Custom Integrated Circuits Conference","acronym":"CICC-02","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7911\/21814\/01012892.pdf?arnumber=1012892","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:41:00Z","timestamp":1497566460000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1012892\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2002.1012892","relation":{},"subject":[]}}