{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:27:39Z","timestamp":1761647259624},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/cicc.2003.1249357","type":"proceedings-article","created":{"date-parts":[[2004,1,24]],"date-time":"2004-01-24T04:33:03Z","timestamp":1074918783000},"page":"49-52","source":"Crossref","is-referenced-by-count":6,"title":["Cyclone \/spl trade\/: a low-cost, high-performance FPGA"],"prefix":"10.1109","author":[{"given":"P.","family":"Leventis","sequence":"first","affiliation":[]},{"given":"J.","family":"Costello","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Chan","sequence":"additional","affiliation":[]},{"given":"D.","family":"Lewis","sequence":"additional","affiliation":[]},{"given":"B.","family":"Nouban","sequence":"additional","affiliation":[]},{"given":"G.","family":"Powell","sequence":"additional","affiliation":[]},{"given":"B.","family":"Vest","sequence":"additional","affiliation":[]},{"given":"M.","family":"Wong","sequence":"additional","affiliation":[]},{"given":"R.","family":"Xia","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref4","article-title":"Virtex II-Pro Data Sheet"},{"journal-title":"www altera com","article-title":"Stratix GX Data Sheet","year":"0","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296431"},{"key":"ref6","first-page":"175","article-title":"Automatic Generation of FPGA Routing Architectures from High-Level Descriptions","author":"betz","year":"0","journal-title":"ACM\/IEEE Symposium On FPGAs (FPGA) 2000"},{"year":"0","key":"ref5","article-title":"Lattice ORT82GS Data Sheet"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"ref7","first-page":"12","article-title":"The Stratix PLD Routing and Logic Architecture","author":"lewis","year":"2003","journal-title":"FPGA"},{"year":"0","key":"ref2","article-title":"Cyclone Data Sheet"},{"year":"0","key":"ref9","article-title":"Virtex II Data Sheet"},{"year":"0","key":"ref1","article-title":"Stratix Data Sheet"}],"event":{"name":"CICC Custom Integrated Circuits Conference","start":{"date-parts":[[2003,9,24]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2003,9,24]]}},"container-title":["Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8830\/27953\/01249357.pdf?arnumber=1249357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,3]],"date-time":"2020-02-03T02:25:15Z","timestamp":1580696715000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1249357\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2003.1249357","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}