{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:55:44Z","timestamp":1771613744296,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2003.1249358","type":"proceedings-article","created":{"date-parts":[[2004,1,23]],"date-time":"2004-01-23T23:33:03Z","timestamp":1074900783000},"page":"53-56","source":"Crossref","is-referenced-by-count":26,"title":["Regular logic fabrics for a via patterned gate array (VPGA)"],"prefix":"10.1109","author":[{"given":"K.Y.","family":"Tong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Kheterpal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Rovner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Schmit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Customizable and programmable cell array","author":"or-bach","year":"2001","journal-title":"US Patent"},{"key":"ref3","article-title":"A Via Patterned Gate Array (VPGA)","author":"pileggi","year":"2002","journal-title":"Technical Report Series Center for Silicon System Implementation"},{"key":"ref6","first-page":"15","article-title":"A 3.8ns CMOS 16×16 multiplier using complementary pass transistor logic","author":"yano","year":"1989","journal-title":"Proc Of Custom integrated circuits conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.784093"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253761"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.563678"},{"key":"ref2","first-page":"187","article-title":"A hybrid ASIC and FPGA architecture","author":"zuchowski","year":"2002","journal-title":"Proc of International Conference on Computer Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378249"}],"event":{"name":"CICC Custom Integrated Circuits Conference","location":"San Jose, CA, USA","acronym":"CICC-03"},"container-title":["Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8830\/27953\/01249358.pdf?arnumber=1249358","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:47:27Z","timestamp":1489416447000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1249358\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2003.1249358","relation":{},"subject":[]}}