{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:53:04Z","timestamp":1725612784264},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2003.1249360","type":"proceedings-article","created":{"date-parts":[[2004,1,24]],"date-time":"2004-01-24T04:33:03Z","timestamp":1074918783000},"page":"61-64","source":"Crossref","is-referenced-by-count":12,"title":["Architecture of datapath-oriented coarse-grain logic and routing for FPGAs"],"prefix":"10.1109","author":[{"given":"A.","family":"Ye","sequence":"first","affiliation":[]},{"given":"J.","family":"Rose","sequence":"additional","affiliation":[]},{"given":"L.","family":"David","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"471","article-title":"Module compaction in FPGA-based regular datapaths","author":"koch","year":"1996","journal-title":"Proc 33rd"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896511"},{"key":"ref12","first-page":"487","article-title":"Efficjent logic optimization using regularity extraction","author":"kutzschebauch","year":"2000","journal-title":"Proc of Int Cone on Computer Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/267665.267682"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1994.282636"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.709401"},{"key":"ref17","article-title":"FPGA architecture for datapath circuits","author":"ye","year":"2003","journal-title":"progress University of Toronto"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188685"},{"article-title":"Architecture and CAD for Deep-Subml-cron FPGAs","year":"1999","author":"betz","key":"ref4"},{"journal-title":"Xilinx","article-title":"Xilinx Datasheet","year":"2002","key":"ref3"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1155\/1996\/95942","article-title":"DP-FPGA: an FPGA architecture optimized for daraoaths","author":"cherepacha","year":"1996","journal-title":"Proc Ninth Int'l Conf on VLSI Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.511568"},{"key":"ref7","first-page":"123","article-title":"Fast module mapping and placement for datapaths in FPGAs't","author":"callahan","year":"1998","journal-title":"Proc of the ACMlSIGDA Sixth Int Symp on FPGA"},{"journal-title":"Sun Microsystems Inc","article-title":"Pico-Java Processor Design Documentation","year":"1999","key":"ref2"},{"journal-title":"Altera Data Sheets","year":"2002","key":"ref1"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1109\/FPGA.1996.242543","article-title":"structured design implementation - a strategy for implementing regular datapaths on fpgas","author":"koch","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"}],"event":{"name":"CICC Custom Integrated Circuits Conference","acronym":"CICC-03","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8830\/27953\/01249360.pdf?arnumber=1249360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,9]],"date-time":"2018-04-09T05:00:02Z","timestamp":1523250002000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1249360\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/cicc.2003.1249360","relation":{},"subject":[]}}