{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T19:46:46Z","timestamp":1743450406782},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2003.1249363","type":"proceedings-article","created":{"date-parts":[[2004,2,3]],"date-time":"2004-02-03T14:24:01Z","timestamp":1075818241000},"page":"77-80","source":"Crossref","is-referenced-by-count":2,"title":["A 33mW 8Gb\/s CMOS clock multiplier and CDR for highly integrated I\/Os"],"prefix":"10.1109","author":[{"family":"Hiok-Tiaq Ng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.-J.E.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Farjad-Rad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Senthinathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.J.","family":"Dally","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Rathi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Greer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Poulton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Edmondson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Tran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"},{"key":"ref3","article-title":"0.622–8Gbps 150mW Serial IO Macrocell with Fully Flexible Preemphasis and Equalization","author":"farjad-rad","year":"2003","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015681"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.890315"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234213"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"}],"event":{"name":"CICC Custom Integrated Circuits Conference","acronym":"CICC-03","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8830\/27953\/01249363.pdf?arnumber=1249363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:41:27Z","timestamp":1489416087000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1249363\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/cicc.2003.1249363","relation":{},"subject":[]}}