{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,15]],"date-time":"2025-04-15T05:35:38Z","timestamp":1744695338533,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2003.1249364","type":"proceedings-article","created":{"date-parts":[[2004,1,23]],"date-time":"2004-01-23T23:33:03Z","timestamp":1074900783000},"page":"81-84","source":"Crossref","is-referenced-by-count":5,"title":["A 10-Gb\/s CMOS clock and data recovery circuit using a secondary delay-locked loop"],"prefix":"10.1109","author":[{"family":"Woogeun Rhee","sequence":"first","affiliation":[]},{"given":"H.","family":"Ainspan","sequence":"additional","affiliation":[]},{"given":"S.","family":"Rylov","sequence":"additional","affiliation":[]},{"given":"A.","family":"Rylyakov","sequence":"additional","affiliation":[]},{"given":"M.","family":"Beakes","sequence":"additional","affiliation":[]},{"given":"D.","family":"Friedman","sequence":"additional","affiliation":[]},{"given":"S.","family":"Gowda","sequence":"additional","affiliation":[]},{"given":"M.","family":"Soyuer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1991.689101"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.890310"},{"key":"ref10","first-page":"176","article-title":"A 30Gb\/s 1:4 demultiplexer in 0.12µm CMOS","author":"rylyakov","year":"2003","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.262004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807408"},{"key":"ref8","first-page":"230","article-title":"A 0.18µm SiGe BiCMOS receiver and transmitter chipset for SONET OC-768 transmission systems","author":"meghelli","year":"2003","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"448","article-title":"A comparison of MOS varactors in fully-integrated CMOS LC VCO's at 5 and 7 GHz","author":"ainspan","year":"2000","journal-title":"Proc Eur Solid-State Circuits Corf"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1822","DOI":"10.1109\/JSSC.2002.804342","article-title":"A 5-Gb\/s 0.25-µm CMOS jitter-tolerant variable-interval oversampling clock\/data recovery circuit","volume":"37","author":"lee","year":"2002","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.918913"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.173100"}],"event":{"name":"CICC Custom Integrated Circuits Conference","acronym":"CICC-03","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8830\/27953\/01249364.pdf?arnumber=1249364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T23:18:54Z","timestamp":1497568734000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1249364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2003.1249364","relation":{},"subject":[]}}