{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:54:07Z","timestamp":1725422047841},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2003.1249398","type":"proceedings-article","created":{"date-parts":[[2004,2,3]],"date-time":"2004-02-03T14:24:01Z","timestamp":1075818241000},"page":"253-256","source":"Crossref","is-referenced-by-count":4,"title":["A Verilog-A compact model for ESD protection NMOSTs"],"prefix":"10.1109","author":[{"family":"Junjun Li","sequence":"first","affiliation":[]},{"given":"S.","family":"Joshi","sequence":"additional","affiliation":[]},{"given":"E.","family":"Rosenbaum","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Compact modeling of vertical ESD protection npn transistors for RF circuits","author":"joshi","year":"2002","journal-title":"ESD\/EOS Symposium Proceedings"},{"key":"ref11","first-page":"233","article-title":"ESD Design methodology","author":"merrill","year":"1993","journal-title":"Proc EOS\/ESD Symposium"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2000.890088"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/6104.930960"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/55.641428"},{"article-title":"Introduction to device modeling and circuit simulation","year":"1998","author":"fjeldly","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499280"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2000.886209"},{"key":"ref6","first-page":"167","article-title":"Modular approach of a high current MOS compact model for circuit-level ESD simulation including transient gate coupling behavior","author":"mergens","year":"0","journal-title":"IEEE IRPS 1999 37th Annual Proceedings"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.1998.737046"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.1996.865157"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1996.492137"},{"key":"ref2","first-page":"141","article-title":"Dynamic gate coupling of NMOS for efficient output ESD protection","author":"duvvury","year":"1992","journal-title":"IEEE lIRPS"},{"key":"ref1","first-page":"1735","article-title":"An Analytical Breakdown Model for Short Channel MOSFETs","author":"hsu","year":"1982","journal-title":"IEEE Trans Electron Devices"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.1996.865158"}],"event":{"name":"CICC Custom Integrated Circuits Conference","acronym":"CICC-03","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8830\/27953\/01249398.pdf?arnumber=1249398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:29:06Z","timestamp":1489415346000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1249398\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/cicc.2003.1249398","relation":{},"subject":[]}}