{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T17:36:23Z","timestamp":1761154583047},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2003.1249470","type":"proceedings-article","created":{"date-parts":[[2004,2,3]],"date-time":"2004-02-03T19:24:01Z","timestamp":1075836241000},"page":"605-611","source":"Crossref","is-referenced-by-count":9,"title":["CMOS IC nanometer technology failure mechanisms"],"prefix":"10.1109","author":[{"given":"C.","family":"Hawkins","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Keshavarzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Segura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805615"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041850"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.920582"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5.920579"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557153"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.998626"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805769"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743133"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743152"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529882"},{"key":"ref18","first-page":"360","article-title":"Relation between breakdown mode and breakdown location in short channel NMOSFETs","author":"de graave","year":"2001","journal-title":"Int Reliability Physics Symp (IRPS)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.649463"},{"key":"ref28","first-page":"738","article-title":"Current ratios: A self-scaling technique for production IDDQ testing","author":"maxwell","year":"1999","journal-title":"Inf Test Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.265677"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805800"},{"key":"ref3","article-title":"CMOS Electronics: How it Works","author":"segura","year":"2003","journal-title":"How it Fails"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82325"},{"key":"ref29","first-page":"1051","article-title":"Multiple-parameter CMOS IC testing with increased sensitivity for IDDQ","author":"keshavarzi","year":"2000","journal-title":"Int Test Conf (ITC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02106.x"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041749"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519522"},{"key":"ref2","first-page":"892","article-title":"Bridge defects resistance measurements","author":"rodriguez-montanes","year":"1994","journal-title":"Int Test Conf (ITC)"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"548","DOI":"10.1109\/TEST.2001.966673","article-title":"Crosstalk test generation on pseudo industrial circuits: a case study","author":"chen","year":"2001","journal-title":"Int Test Conf (lTC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527983"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.1003712"},{"key":"ref22","article-title":"Resistance characterization of interconnect weak and strong open defects","author":"rodriquez","year":"2002","journal-title":"IEEE Design & Test of Computers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.808155"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041819"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/TEST.2001.966622","article-title":"Neighbor selection for variance reduction in IDDQ and other parametric data","author":"daasch","year":"2001","journal-title":"Int Test Conf (ITC)"},{"key":"ref26","first-page":"724","article-title":"IDDQ testing in deep submicron integrated circuits","author":"miller","year":"2002","journal-title":"Int Test Conf"},{"key":"ref25","first-page":"101","article-title":"The future of delta IDDQ testing","author":"krusman","year":"2002","journal-title":"Int Test Conf (ITC)"}],"event":{"name":"CICC Custom Integrated Circuits Conference","acronym":"CICC-03","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8830\/27953\/01249470.pdf?arnumber=1249470","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:26:49Z","timestamp":1497583609000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1249470\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/cicc.2003.1249470","relation":{},"subject":[]}}