{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T12:52:52Z","timestamp":1730206372583,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2004.1358776","type":"proceedings-article","created":{"date-parts":[[2004,11,30]],"date-time":"2004-11-30T19:56:05Z","timestamp":1101844565000},"page":"197-205","source":"Crossref","is-referenced-by-count":1,"title":["Design considerations and DFT to enable testing of digital interfaces"],"prefix":"10.1109","author":[{"given":"M.","family":"Tripp","sequence":"first","affiliation":[]},{"given":"T.M.","family":"Mak","sequence":"additional","affiliation":[]},{"given":"A.","family":"Meixner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"1999","key":"ref10","article-title":"Method and apparatus for controlling compensated buffers"},{"year":"2003","key":"ref11","article-title":"Method and apparatus for testing an I\/O buffer"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234324"},{"year":"2002","key":"ref13","article-title":"Digital variable-delay circuit having voltage-mixing interpolator and methods of testing input\/output buffers using same"},{"key":"ref14","article-title":"Intel AC IO Loopback Design for High Speed uProcessor IO Testing","author":"provost","year":"2004","journal-title":"Proc Int Test Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041794"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2001.934239"},{"key":"ref17","article-title":"A 2.5Gb\/s Bidirectional Signaling Technology","volume":"5","author":"haycock","year":"1997","journal-title":"Hot Interconnects Symposium"},{"article-title":"Apparatus and methods for testing simultaneous hi-directional I\/O circuits","year":"2002","author":"haycock","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041795"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966740"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271089"},{"year":"2003","key":"ref5","article-title":"Method and apparatus to structurally detect random defects that impact AC I\/O timings in an Input\/Output buffer"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743140"},{"year":"1997","key":"ref7","article-title":"Method and apparatus for buffer self-test and characterization"},{"journal-title":"Intel® Pentium® 4 Processor data sheet","year":"0","key":"ref2"},{"key":"ref1","article-title":"Testing GHz: Back to Basics","volume":"10","author":"jain","year":"0","journal-title":"ITC 2002 Tutorial"},{"year":"2002","key":"ref9","article-title":"Method and apparatus for conducting input\/output loop back tests using a local pattern generator and delay elements"}],"event":{"name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference","acronym":"CICC-04","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9389\/29800\/01358776.pdf?arnumber=1358776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T03:08:21Z","timestamp":1489460901000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1358776\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/cicc.2004.1358776","relation":{},"subject":[]}}