{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T00:12:47Z","timestamp":1773792767753,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/cicc.2004.1358809","type":"proceedings-article","created":{"date-parts":[[2004,11,30]],"date-time":"2004-11-30T14:56:05Z","timestamp":1101826565000},"page":"317-320","source":"Crossref","is-referenced-by-count":2,"title":["Design and development of 130-nanometer ICs for a multi-Gigabit switching network system"],"prefix":"10.1109","author":[{"given":"A.","family":"Khan","sequence":"first","affiliation":[{"name":"Cadence Design Syst. Inc., San Jose, CA, USA"}]},{"given":"K.","family":"Ruparel","sequence":"additional","affiliation":[]},{"given":"C.","family":"Joly","sequence":"additional","affiliation":[]},{"given":"V.","family":"Ghanta","sequence":"additional","affiliation":[]},{"given":"D.","family":"Le","sequence":"additional","affiliation":[]},{"given":"T.","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"J.","family":"Yu","sequence":"additional","affiliation":[]},{"given":"S.","family":"Yang","sequence":"additional","affiliation":[]},{"given":"I.","family":"Ahmed","sequence":"additional","affiliation":[]},{"given":"N.","family":"Burnside","sequence":"additional","affiliation":[]},{"given":"V.","family":"Chagarlamudi","sequence":"additional","affiliation":[]},{"given":"M.","family":"Cheung","sequence":"additional","affiliation":[]},{"given":"F.","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Fan","sequence":"additional","affiliation":[]},{"given":"D.","family":"Ge","sequence":"additional","affiliation":[]},{"given":"J.","family":"Gill","sequence":"additional","affiliation":[]},{"given":"P.","family":"Huang","sequence":"additional","affiliation":[]},{"given":"V.","family":"Jayapal","sequence":"additional","affiliation":[]},{"given":"O.","family":"Kim","sequence":"additional","affiliation":[]},{"given":"M.","family":"Li","sequence":"additional","affiliation":[]},{"given":"H.","family":"Mak","sequence":"additional","affiliation":[]},{"given":"P.","family":"McKeever","sequence":"additional","affiliation":[]},{"given":"S.","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"K.","family":"Rajan","sequence":"additional","affiliation":[]},{"given":"S.","family":"Riley","sequence":"additional","affiliation":[]},{"given":"P.","family":"Tran","sequence":"additional","affiliation":[]},{"given":"H.","family":"Truong","sequence":"additional","affiliation":[]},{"given":"A.","family":"Tsou","sequence":"additional","affiliation":[]},{"given":"D.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"C.","family":"Yang","sequence":"additional","affiliation":[]},{"given":"J.","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"X.","family":"Zhong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","first-page":"353","article-title":"Design and Modeling Challenges for 90nm and 50nm","volume-title":"In Proceedings of the IEEE CICC","author":"Gerousis"},{"key":"ref2","article-title":"Managing variability on Sub-100nm Designs","volume-title":"In Microprocessor Circuit Design Forum, IEEE ISSCC","author":"Preston"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249416"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249354"},{"key":"ref5","article-title":"Nanometer IC routing requires new approaches","author":"Desharnais","year":"2003","journal-title":"EEDesign.com"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332768"}],"event":{"name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference","location":"Orlando, FL, USA","start":{"date-parts":[[2004,10,6]]},"end":{"date-parts":[[2004,10,6]]}},"container-title":["Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9389\/29800\/01358809.pdf?arnumber=1358809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:22:38Z","timestamp":1773778958000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1358809\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/cicc.2004.1358809","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}