{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T23:24:40Z","timestamp":1746055480383},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2004.1358812","type":"proceedings-article","created":{"date-parts":[[2004,11,30]],"date-time":"2004-11-30T19:56:05Z","timestamp":1101844565000},"page":"329-332","source":"Crossref","is-referenced-by-count":17,"title":["A soft-error hardened latch scheme for SoC in a 90 nm technology and beyond"],"prefix":"10.1109","author":[{"given":"Y.","family":"Komatsu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Arima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Fujimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Yamashita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Ishibashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"204","article-title":"Selective Node Engineering for Chip-Level-Soft Error Rate Improvement","author":"kamik","year":"2002","journal-title":"Symposium on VLSI Technology"},{"key":"ref3","first-page":"73","article-title":"Impact of CMOS process scaling and SOI on the soft error rates of logic processes","author":"hareland","year":"2001","journal-title":"Symposium on VLSI Technology"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249472"},{"key":"ref5","first-page":"4.1.1","article-title":"Mitigating Single Event Upsets from Combinational Logic","author":"hass","year":"1998","journal-title":"NASA VLSI Design Symposium"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332809"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/16.701475"}],"event":{"name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference","acronym":"CICC-04","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9389\/29800\/01358812.pdf?arnumber=1358812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T22:25:23Z","timestamp":1489616723000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1358812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/cicc.2004.1358812","relation":{},"subject":[]}}