{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T14:24:19Z","timestamp":1725632659510},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2004.1358844","type":"proceedings-article","created":{"date-parts":[[2004,11,30]],"date-time":"2004-11-30T19:56:05Z","timestamp":1101844565000},"page":"435-438","source":"Crossref","is-referenced-by-count":2,"title":["Sequential synthesizable embedded programmable logic cores for system-on-chip"],"prefix":"10.1109","author":[{"given":"A.","family":"Yan","sequence":"first","affiliation":[]},{"given":"S.J.E.","family":"Wilton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"162","article-title":"Product Term Embedded Synthesizable. Logic Cores","author":"yan","year":"2003","journal-title":"IEEE Int Conf Field-Programm Technol"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/360276.360296"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/233539.233540"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ETW.2001.946668"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/CICC.2003.1249356"},{"year":"2002","journal-title":"Product Brief","article-title":"HyperBlox FP Embedded'FPGA Cores","key":"ref4"},{"year":"2001","journal-title":"Datasheet","article-title":"VariCore. Embedded Programmable Gate Array Core (EPGA) 0.18?m Family","key":"ref3"},{"year":"0","article-title":"eASIC 0.13?m Core","key":"ref6"},{"year":"0","article-title":"M2000. FLEXEOStm Configurable. IP Core","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/CICC.2001.929725"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.2002.808288"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/CICC.2001.929724"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/CICC.2002.1012755"},{"key":"ref9","first-page":"1","article-title":"Architectures. and Algorithms for Syntbesizable Embedded Programmable Logic Cores","author":"kafafi","year":"2003","journal-title":"Proc ACM Int Symp Field Programmable Gate Arrays"}],"event":{"acronym":"CICC-04","name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9389\/29800\/01358844.pdf?arnumber=1358844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T17:19:50Z","timestamp":1489511990000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1358844\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/cicc.2004.1358844","relation":{},"subject":[]}}