{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:47:11Z","timestamp":1742633231339},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2004.1358846","type":"proceedings-article","created":{"date-parts":[[2004,11,30]],"date-time":"2004-11-30T14:56:05Z","timestamp":1101826565000},"page":"443-446","source":"Crossref","is-referenced-by-count":7,"title":["MAX II: A low-cost, high-performance LUT-based CPLD"],"prefix":"10.1109","author":[{"given":"P.","family":"Leventis","sequence":"first","affiliation":[]},{"given":"B.","family":"Vest","sequence":"additional","affiliation":[]},{"given":"M.","family":"Hutton","sequence":"additional","affiliation":[]},{"given":"D.","family":"Lewis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Altera MAX II Datasheet","year":"0","key":"ref4"},{"journal-title":"Lattice ispXPLD 5000MX Datasheet","year":"0","key":"ref3"},{"journal-title":"Cypress Ultra39K Datasheet","year":"0","key":"ref10"},{"journal-title":"Altera MAX 7000A Datasheet","year":"0","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"ref12","first-page":"12","article-title":"The Stratix PLD routing and logic architecture","author":"lewis","year":"2003","journal-title":"FPGA"},{"journal-title":"Altera MAX 9000 Datasheet","year":"0","key":"ref8"},{"journal-title":"Xilinx CoolRunner II Datasheet","year":"0","key":"ref7"},{"journal-title":"Xilinx CoolRunner XPLA3 Datasheet","year":"0","key":"ref2"},{"journal-title":"Lattice ispMACH 5000VG Datasheet","year":"0","key":"ref9"},{"key":"ref1","first-page":"29","article-title":"A high-density, high-speed, array-based erasable programmable logic device with programmable speed\/power optimization","author":"ahanin","year":"1992","journal-title":"Proc 1st Inter l Conf on FPGAs"}],"event":{"name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference","acronym":"CICC-04","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9389\/29800\/01358846.pdf?arnumber=1358846","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T23:31:39Z","timestamp":1489447899000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1358846\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/cicc.2004.1358846","relation":{},"subject":[]}}