{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:53:31Z","timestamp":1729670011728,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2004.1358864","type":"proceedings-article","created":{"date-parts":[[2004,11,30]],"date-time":"2004-11-30T19:56:05Z","timestamp":1101844565000},"page":"489-492","source":"Crossref","is-referenced-by-count":10,"title":["Performance limitation of on-chip global interconnects for high-speed signaling"],"prefix":"10.1109","author":[{"given":"A.","family":"Tsuchiya","sequence":"first","affiliation":[]},{"given":"Y.","family":"Gotoh","sequence":"additional","affiliation":[]},{"given":"M.","family":"Hashimoto","sequence":"additional","affiliation":[]},{"given":"H.","family":"Onodera","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"146","article-title":"The Core Clock System on the Next Generation Itanium Microprocessor","author":"anderson","year":"2002","journal-title":"ISSCC"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/5.929646"},{"year":"2003","article-title":"Star-Hspice Manual","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1017\/CBO9781139166980"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1006\/jpdc.1996.1285","article-title":"Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture","volume":"41","author":"miller","year":"1997","journal-title":"Journal of Parallel Distributed Computing"},{"key":"ref8","first-page":"377","article-title":"Driver Sizing for High-Performance Interconnects Considering Transmission-Line Effects","author":"tsuchiya","year":"2001","journal-title":"Proc SASIMI"},{"year":"2000","author":"cheng","article-title":"Interconnect Analysis and Synthesis","key":"ref7"},{"key":"ref2","first-page":"274","article-title":"Throughput-Driven IC Communication Fabric Synthesis","author":"lin","year":"2002","journal-title":"Proc ICCAD"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/81.486433"},{"year":"2003","article-title":"International Technology Roadmap for Semiconductors","key":"ref1"}],"event":{"acronym":"CICC-04","name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9389\/29800\/01358864.pdf?arnumber=1358864","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T12:33:34Z","timestamp":1497616414000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1358864\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2004.1358864","relation":{},"subject":[]}}