{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:59:59Z","timestamp":1729670399019,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2004.1358903","type":"proceedings-article","created":{"date-parts":[[2004,11,30]],"date-time":"2004-11-30T14:56:05Z","timestamp":1101826565000},"page":"625-628","source":"Crossref","is-referenced-by-count":4,"title":["8 GHz, 20mW, fast locking, fractional-N frequency synthesizer with optimized 3\/sup rd\/ order, 3\/5-bit IIR and 3\/sup rd\/ order 3-bit-FIR noise shapers in 90nm CMOS"],"prefix":"10.1109","author":[{"given":"A.","family":"Ravi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.E.","family":"Bishop","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.R.","family":"Carley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Soumyanath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"16","article-title":"1.57GHz asynchronous and 1.4GHz dual modulus 1.2µm CMOS prescalers","author":"rogenmoser","year":"1994","journal-title":"proc of CICC"},{"key":"ref3","first-page":"890","article-title":"A 1.75GHz 3V dual-modulus divide-by-128\/129 prescaler in a 0.7µm technology","volume":"31","author":"craninckx","year":"1996","journal-title":"IEEE JSSC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/78.224243"},{"key":"ref6","first-page":"1747","article-title":"A 8GHz silicon bipolar clock recovery and data regeneration IC","volume":"sc 27","author":"pottbacker","year":"1992","journal-title":"IEEE JSSC"},{"key":"ref5","first-page":"1039","article-title":"A class of low-power truly modular programmable dividers in standard 0.35µm CMOS technology","volume":"35","author":"vaucher","year":"2000","journal-title":"IEEE JSSC"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/79.482138","article-title":"An overview of sigma-delta modulators","volume":"13","author":"aziz","year":"1996","journal-title":"IEEE Signal Proc Magazine"},{"key":"ref7","first-page":"2048","article-title":"A 27mW CMOS fractional-n synthesizer using digital compensation for 2.5Mbps GFSK modulation","volume":"32","author":"perrott","year":"1997","journal-title":"IEEE JSSC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref9","first-page":"38","article-title":"An algorithm for computing convex positively invariant sets for delta-sigma modulators","volume":"44","author":"goodson","year":"1997","journal-title":"IEEE TCAS-1"},{"key":"ref1","first-page":"181","article-title":"10GHz 20mW fast locking adaptive gain PLLs with on-chip frequency calibration for agile frequency synthesis in a 0.18µm digital CMOS process","author":"ravi","year":"2003","journal-title":"Proc of Symp on VLSI Circuits"}],"event":{"name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference","acronym":"CICC-04","location":"Orlando, FL, USA"},"container-title":["Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9389\/29800\/01358903.pdf?arnumber=1358903","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T08:33:34Z","timestamp":1497602014000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1358903\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2004.1358903","relation":{},"subject":[]}}