{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:12:12Z","timestamp":1729635132921,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2005.1568635","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T23:42:54Z","timestamp":1137627774000},"page":"170-177","source":"Crossref","is-referenced-by-count":5,"title":["Two-stage physical synthesis for FPGAs"],"prefix":"10.1109","author":[{"given":"D.P.","family":"Singh","sequence":"first","affiliation":[]},{"given":"V.","family":"Manohararajah","sequence":"additional","affiliation":[]},{"given":"S.D.","family":"Brown","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360302"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580029"},{"key":"18","first-page":"136","article-title":"Using Logic Duplication to Improve Performance in FPGAs","author":"schabas","year":"2003","journal-title":"Proceedings of the ACM Int Syposium on FPGAs"},{"key":"15","article-title":"Timing Driven Functional Decomposition for FPGAs","author":"manohararajah","year":"0","journal-title":"IWLS'2005"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185212"},{"key":"13","first-page":"121","article-title":"Placement-Driven Technology Mapping for LUT-Based FPGAs","author":"lin","year":"2003","journal-title":"Proceedings of the ACM Int Syposium on FPGAs"},{"key":"14","first-page":"114","article-title":"Post-Placement Functional Decomposition for FPGAs","author":"manohararajah","year":"2004","journal-title":"Proceedings of the International Workshop on Logic Synthesis"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"12","article-title":"Layout-based Logic Decomposition for Timing Optimization","author":"lian","year":"1999","journal-title":"Proc Asia-Pacific Design Automation Conf"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167616"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065694"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503059"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503067"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/267665.267676"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288591"},{"key":"26","first-page":"140","article-title":"A Safe and Complete Gate-Level Register Retiming Algorithm","author":"van antwerpen","year":"2003","journal-title":"IWLS 2003"},{"journal-title":"Xilinx Databook","year":"0","author":"xilinx","key":"27"},{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"year":"0","key":"10"},{"journal-title":"Altera Databook","year":"0","author":"altera","key":"1"},{"key":"7","doi-asserted-by":"crossref","first-page":"977","DOI":"10.1109\/43.511577","article-title":"OBDD-Based Functional Decomposition: Algorithms and Implementation","volume":"15","author":"lai","year":"1996","journal-title":"IEEE Trans on Computer Aided Design"},{"key":"6","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1145\/196244.196399","article-title":"a methodology and algorithms for post-placement delay optimization","author":"kannan","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597227"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.261.0100"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1981.34"}],"event":{"name":"IEEE 2005 Custom Integrated Circuits Conference, 2005.","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10489\/33245\/01568635.pdf?arnumber=1568635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T02:30:10Z","timestamp":1497666610000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568635\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/cicc.2005.1568635","relation":{},"subject":[]}}