{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:33:40Z","timestamp":1725388420747},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2005.1568638","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T18:42:54Z","timestamp":1137609774000},"page":"186-189","source":"Crossref","is-referenced-by-count":3,"title":["Look-up table leakage reduction for FPGAs"],"prefix":"10.1109","author":[{"given":"N.","family":"Azizi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.N.","family":"Najm","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","first-page":"287","article-title":"Simultaneous sub-threshold and gate-oxide tunneling leakage current analysis in nanometer CMOS design","author":"lee","year":"2003","journal-title":"ISQED"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687998"},{"year":"0","key":"16"},{"key":"13","article-title":"Active leakage power optimization for FPGAs","author":"anderson","year":"2004","journal-title":"ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"11","article-title":"Ultra-low standby-currents for deep sub-micron VLSI CMOS circuits: Smart series switch","author":"van der meer","year":"2000","journal-title":"International Symposium on Circuits and Systems"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1421-3"},{"journal-title":"2002 International Technology Roadmap for Semiconductors","year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/16.848282"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249359"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/611843.611844"},{"key":"6","article-title":"The design of a low energy FPGA","author":"george","year":"1999","journal-title":"Int Symp Low Power Electronics and Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/503057.503058"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852635"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968285"},{"year":"0","key":"8"}],"event":{"name":"IEEE 2005 Custom Integrated Circuits Conference, 2005.","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10489\/33245\/01568638.pdf?arnumber=1568638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T13:22:41Z","timestamp":1489497761000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568638\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/cicc.2005.1568638","relation":{},"subject":[]}}