{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:06:41Z","timestamp":1725610001293},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2005.1568648","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T23:42:54Z","timestamp":1137627774000},"page":"224-227","source":"Crossref","is-referenced-by-count":5,"title":["A high performance, high voltage output buffer in a low voltage CMOS process"],"prefix":"10.1109","author":[{"given":"R.","family":"Chauhan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Rajagopal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Menezes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.M.","family":"Roopashree","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.K.","family":"Jacob","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"15","DOI":"10.1063\/1.359905"},{"key":"16","first-page":"72","author":"dabral","year":"0","journal-title":"Basic BSD and I\/O Design"},{"year":"2003","author":"jedec standard","article-title":"Double Data Rate SDRAM Specification","key":"13"},{"year":"0","key":"14"},{"year":"0","key":"11"},{"year":"2004","author":"jedec standard","article-title":"DDR2 SDRAM Specification","key":"12"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/LED.2002.805750"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/4.508215"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/4.799854"},{"year":"2003","author":"jedec standard","article-title":"Stub Series Terminated Logic for 1.8Volts (SSTL_18)","key":"10"},{"year":"1999","author":"jedec standard","article-title":"Standard for Description of 2.5V CMOS Logic Devices","key":"7"},{"year":"0","key":"6"},{"year":"0","key":"5"},{"year":"0","key":"4"},{"year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"IEEE 2005 Custom Integrated Circuits Conference, 2005.","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10489\/33245\/01568648.pdf?arnumber=1568648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T17:16:54Z","timestamp":1489511814000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568648\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/cicc.2005.1568648","relation":{},"subject":[]}}