{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T16:24:34Z","timestamp":1743351874212},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2005.1568656","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T18:42:54Z","timestamp":1137609774000},"page":"256-259","source":"Crossref","is-referenced-by-count":7,"title":["A 333MHz random cycle DRAM using the floating body cell"],"prefix":"10.1109","author":[{"given":"K.","family":"Hatsuda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Ohsawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"An Embedded DRAM Approach","year":"2003","author":"tomashot","key":"13"},{"year":"2000","key":"11","article-title":"1T-SRAM? Ultra-Dense Embedded Memory 0.18-Micron Standard Logic Processes"},{"year":"2000","key":"12","article-title":"1T-SRAM? Ultra-Dense Embedded Memory 0.15-Micron Standard Logic Processes"},{"key":"3","first-page":"152","article-title":"Memory design using one-transistor gain cell on SOI","author":"ohsawa","year":"2002","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/SOIC.2001.958032"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"10","first-page":"496","article-title":"A 0.13?m triple-Vt 9MB third level on-die cache for the Itanium\ufffd2 Processor","author":"chang","year":"2004","journal-title":"ISSCC Dig Tech Papers"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/55.998876"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269427"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.1004230"},{"key":"4","first-page":"40","article-title":"Triple-well nMOSFET evaluated as a capacitor-less DRAM cell for nanoscale low-cost & high density applications","author":"villaret","year":"2003","journal-title":"Proc 2005 Silicon Nanoelectronics Workshop"},{"year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"IEEE 2005 Custom Integrated Circuits Conference, 2005.","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10489\/33245\/01568656.pdf?arnumber=1568656","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T16:21:26Z","timestamp":1489508486000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568656\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/cicc.2005.1568656","relation":{},"subject":[]}}