{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:06:23Z","timestamp":1725566783908},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2005.1568667","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T23:42:54Z","timestamp":1137627774000},"page":"302-305","source":"Crossref","is-referenced-by-count":3,"title":["Simulation and analysis of inductive impact on VLSI interconnects in the presence of process variations"],"prefix":"10.1109","author":[{"family":"Xiaoning Qi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.C.","family":"Lo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yansheng Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Gyure","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Shahram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Singhal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.920582"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777320"},{"key":"1","article-title":"High speed interconnects: A designers perspective","author":"restle","year":"1998","journal-title":"ICCAD Tutorial Interconnect High Speed Des Problems Methodologies and Tools"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382597"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935616"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1004576"},{"key":"4","first-page":"172","article-title":"On-chip inductance modeling of VLSI interconnects","author":"qi","year":"2000","journal-title":"IEEE International Solid-State Circuits Conference"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382598"}],"event":{"name":"IEEE 2005 Custom Integrated Circuits Conference, 2005.","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10489\/33245\/01568667.pdf?arnumber=1568667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T16:26:15Z","timestamp":1489508775000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568667\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/cicc.2005.1568667","relation":{},"subject":[]}}