{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T17:21:37Z","timestamp":1750785697324,"version":"3.28.0"},"reference-count":101,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2005.1568684","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T18:42:54Z","timestamp":1137609774000},"page":"368-375","source":"Crossref","is-referenced-by-count":47,"title":["Scaling of analog-to-digital converters into ultra-deep-submicron CMOS"],"prefix":"10.1109","author":[{"given":"Y.","family":"Chiu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Nikoli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.R.","family":"Gray","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836230"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836232"},{"key":"33","first-page":"460","article-title":"A 12b 80MS\/s pipelined ADC with bootstrapped digital calibration","author":"grace","year":"2004","journal-title":"ISSCC"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332691"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249429"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346585"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"43","first-page":"174","article-title":"A 16mW 30MSample\/s 10b pipelined ADC using a pseudo-differential architecture","author":"miyazaki","year":"2002","journal-title":"ISSCC"},{"key":"42","first-page":"413","article-title":"A 1.8-V 67mW 10-bit 100MSPS pipelined ADC using time-shifted CDS technique","author":"li","year":"2003","journal-title":"CICC"},{"key":"41","first-page":"2031","article-title":"A 69-mW 10-bit 80-MS\/s pipelined CMOS ADC","volume":"38","author":"min","year":"2003","journal-title":"JSSC"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819167"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/4.808903"},{"key":"23","first-page":"1533","article-title":"Mixed-mode subranging CMOS A\/D converter","volume":"30","author":"yotsuyanagi","year":"1995","journal-title":"JSSC"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280082"},{"key":"25","first-page":"1200","article-title":"A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC","volume":"28","author":"kusumoto","year":"1993","journal-title":"JSSC"},{"key":"26","first-page":"437","article-title":"A 1.8 V fully embedded 10 b 160 MS\/s two-step ADC in 0.18 ?m CMOS","author":"clara","year":"2002","journal-title":"CICC"},{"key":"27","first-page":"1859","article-title":"A 2.5-V 12-b 54-Msample\/s 0.25-?m CMOS ADC in 1-mm2 with mixed-signal chopping and calibration","volume":"36","author":"van der ploeg","year":"2001","journal-title":"JSSC"},{"key":"28","first-page":"1769","article-title":"A 3.3-V 12-b 50-MS\/s ADC in 0.6-?m CMOS with over 80-dB SFDR","volume":"35","author":"pan","year":"2000","journal-title":"JSSC"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585305"},{"key":"3","first-page":"170","article-title":"A 7b 450MS\/s 50mW CMOS ADC in 0.3mm 2","author":"sushihara","year":"2002","journal-title":"ISSCC"},{"key":"2","first-page":"1115","article-title":"A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-?m CMOS","volume":"38","author":"uyttenhove","year":"2003","journal-title":"JSSC"},{"key":"1","first-page":"420","article-title":"A 4GS\/s 6b flash ADC in 0.13?m CMOS","author":"paulus","year":"2004","journal-title":"VLSI Symposium"},{"key":"30","first-page":"284","article-title":"A 30mW 8b 200MS\/S Pipelined CMOS ADC Using a Switched-Opamp Technique","author":"kim","year":"2005","journal-title":"ISSCC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.890289"},{"key":"6","first-page":"428","article-title":"A 6b 800MS\/s CMOS A\/D converter","author":"sushihara","year":"2000","journal-title":"ISSCC"},{"key":"32","first-page":"454","article-title":"A 15b 20MS\/s CMOS pipelined ADC with digital background calibration","author":"hung-chih","year":"2004","journal-title":"ISSCC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912571"},{"key":"31","first-page":"456","article-title":"A 96dB SFDR SOMS\/s digitally enhanced CMOS pipeline A\/D converter","author":"nair","year":"2004","journal-title":"ISSCC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804334"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1991.689113"},{"key":"8","first-page":"1939","article-title":"A CMOS 6-b, 400-MS\/s ADC with error correction","volume":"33","author":"tsukamoto","year":"1998","journal-title":"JSSC"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051301"},{"key":"17","first-page":"1248","article-title":"CMOS folding A\/D converters with currentmode interpolation","volume":"31","author":"flynn","year":"1996","journal-title":"JSSC"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/4.482155"},{"key":"15","first-page":"1887","article-title":"An embedded 240-mW 10-b 50-MS\/s CMOS ADC in 1-mm2","volume":"32","author":"bult","year":"1997","journal-title":"JSSC"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/4.545804"},{"key":"13","first-page":"1781","article-title":"A 13-b 40-MS\/s CMOS pipelined folding ADC w\/ background offset trimming","volume":"35","author":"choe","year":"2000","journal-title":"JSSC"},{"key":"14","first-page":"1876","article-title":"A 12-b, 60-MS\/s cascaded folding and interpolating ADC","volume":"32","author":"vorenkamp","year":"1997","journal-title":"JSSC"},{"key":"11","first-page":"2107","article-title":"A 1.8-V 1.6-GS\/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency","volume":"39","author":"taft","year":"2004","journal-title":"JSSC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332690"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/4.910471"},{"key":"20","first-page":"2116","article-title":"A 21-mW 8-b 125-MS\/s ADC in 0.09-mm2 0.13-?m CMOS","volume":"39","author":"mulder","year":"2004","journal-title":"JSSC"},{"key":"99","doi-asserted-by":"publisher","DOI":"10.1109\/4.823444"},{"key":"101","doi-asserted-by":"publisher","DOI":"10.1109\/4.987091"},{"key":"100","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1986.22743"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"98"},{"key":"97","doi-asserted-by":"publisher","DOI":"10.1049\/el:19940999"},{"key":"96","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"95","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746503"},{"key":"94","doi-asserted-by":"publisher","DOI":"10.1109\/4.62165"},{"key":"93","doi-asserted-by":"publisher","DOI":"10.1109\/4.50316"},{"year":"0","key":"92"},{"key":"91","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052231"},{"key":"90","first-page":"509","article-title":"A 12-b 600 ks\/s digitally self-calibrated pipelined algorithmic ADC","volume":"29","author":"lee","year":"1994","journal-title":"JSSC"},{"key":"10","first-page":"424","article-title":"A 600-MSPS 8-bit folding ADC in 0.18-?m CMOS","author":"zheng-yu","year":"2004","journal-title":"VLSI Symposium"},{"key":"88","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346641"},{"key":"89","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759266"},{"key":"79","doi-asserted-by":"publisher","DOI":"10.1109\/4.890296"},{"key":"78","first-page":"1653","article-title":"A 64-MHz clock-rate ?? ADC with 88-dB SNDR and -105-dB IM3 distortion at a 1.5-MHz signal frequency","volume":"37","author":"gupta","year":"2002","journal-title":"JSSC"},{"key":"77","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804331"},{"key":"82","doi-asserted-by":"publisher","DOI":"10.1109\/4.735528"},{"key":"83","doi-asserted-by":"publisher","DOI":"10.1016\/S0920-5489(99)91946-3"},{"key":"80","doi-asserted-by":"publisher","DOI":"10.1109\/4.890295"},{"key":"81","doi-asserted-by":"publisher","DOI":"10.1109\/4.808901"},{"key":"86","doi-asserted-by":"publisher","DOI":"10.1109\/4.90025"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"0","key":"87"},{"key":"84","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280037"},{"key":"85","doi-asserted-by":"publisher","DOI":"10.1109\/4.104165"},{"key":"67","doi-asserted-by":"publisher","DOI":"10.1109\/4.735531"},{"key":"66","first-page":"1904","article-title":"A digital background calibration technique for time-interleaved analog-to-digital converters","volume":"33","author":"fu","year":"1998","journal-title":"JSSC"},{"key":"69","doi-asserted-by":"publisher","DOI":"10.1109\/4.364430"},{"key":"68","doi-asserted-by":"publisher","DOI":"10.1109\/4.557628"},{"key":"70","doi-asserted-by":"publisher","DOI":"10.1109\/4.210027"},{"key":"71","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1980.1156111"},{"key":"72","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493924"},{"key":"73","first-page":"174","article-title":"An 80MHz 4x Oversampled Cascaded AX-Pipelined ADC with 75dB DR and 87dB SFDR","author":"bosi","year":"2005","journal-title":"ISSCC"},{"key":"74","first-page":"2170","article-title":"A continuous-time IA ADC with increased immunity to interferes","volume":"39","author":"philips","year":"2004","journal-title":"JSSC"},{"key":"75","first-page":"2161","article-title":"A 25-MS\/s 14-b 200-mW IA Modulator in 0.18-?m CMOS","volume":"39","author":"balmelli","year":"2004","journal-title":"JSSC"},{"key":"76","first-page":"183","article-title":"Digital techniques for improved AI data conversion","author":"silva","year":"2002","journal-title":"CICC"},{"key":"59","first-page":"628","article-title":"A 13-b 2.5-MHz self-calibrated pipelined A\/D converter in 3-?m CMOS","volume":"26","author":"lin","year":"1991","journal-title":"JSSC"},{"key":"58","doi-asserted-by":"publisher","DOI":"10.1109\/4.173093"},{"key":"57","doi-asserted-by":"publisher","DOI":"10.1109\/4.121557"},{"key":"56","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280084"},{"key":"55","doi-asserted-by":"publisher","DOI":"10.1109\/4.364429"},{"key":"64","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804327"},{"key":"65","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1999.797232"},{"key":"62","first-page":"318","article-title":"A 20GS\/S 8b ADC with a 1MB memory in 0.18?mCMOS","author":"poulton","year":"2003","journal-title":"ISSCC"},{"key":"63","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234317"},{"key":"60","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332692"},{"key":"61","first-page":"264","article-title":"A 6b 600MHz 10mW ADC array in digital 90nm CMOS","author":"draxelmayr","year":"2004","journal-title":"ISSCC"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1109\/4.735532"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1109\/4.896237"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/4.972143"},{"key":"47","first-page":"38","article-title":"A 12b 65MS\/S CMOS ADC with 82 dB SFDR at 120 MHz","author":"singer","year":"2000","journal-title":"ISSCC"},{"key":"46","first-page":"1489","article-title":"An 8-bit 80-Msample\/s pipelined ADC with background calibration","volume":"36","author":"ming","year":"2001","journal-title":"JSSC"},{"key":"51","first-page":"540","article-title":"Area-efficient self-calibration technique for pipelined algorithmic A\/D converters","volume":"43","author":"nagaraj","year":"1996","journal-title":"TCAS-II"},{"key":"52","doi-asserted-by":"publisher","DOI":"10.1109\/4.545806"},{"key":"53","first-page":"294","article-title":"A power optimized 13-b 5-MS\/s pipelined ADC in 1.2-?m CMOS","volume":"31","author":"cline","year":"1996","journal-title":"JSSC"},{"key":"54","first-page":"443","article-title":"A 13-b 10-MS\/s ADC digitally calibrated with oversampling delta-sigma converter","volume":"30","author":"shu","year":"1995","journal-title":"JSSC"},{"key":"50","doi-asserted-by":"publisher","DOI":"10.1109\/4.643645"}],"event":{"name":"IEEE 2005 Custom Integrated Circuits Conference, 2005.","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10489\/33245\/01568684.pdf?arnumber=1568684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T12:19:38Z","timestamp":1489493978000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":101,"URL":"https:\/\/doi.org\/10.1109\/cicc.2005.1568684","relation":{},"subject":[]}}