{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:17:00Z","timestamp":1725567420857},"reference-count":2,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2005.1568724","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T23:42:54Z","timestamp":1137627774000},"page":"528-531","source":"Crossref","is-referenced-by-count":0,"title":["Low voltage wide range DLL-based quad-phase core clock generator for high speed network SRAM application"],"prefix":"10.1109","author":[{"family":"Nam-Seog Kim","sequence":"first","affiliation":[]},{"family":"Uk-Rae Cho","sequence":"additional","affiliation":[]},{"family":"Hyun-Geun Byun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"2","first-page":"629","author":"dally","year":"0","journal-title":"Digital System Engineering"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"}],"event":{"name":"IEEE 2005 Custom Integrated Circuits Conference, 2005.","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10489\/33245\/01568724.pdf?arnumber=1568724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T17:46:36Z","timestamp":1489513596000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568724\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":2,"URL":"https:\/\/doi.org\/10.1109\/cicc.2005.1568724","relation":{},"subject":[]}}