{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T12:53:19Z","timestamp":1730206399675,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2005.1568767","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T18:42:54Z","timestamp":1137609774000},"page":"704-711","source":"Crossref","is-referenced-by-count":3,"title":["Modeling, simulation, and design of a multi-mode 2-10 Gb\/sec fully adaptive serial link system"],"prefix":"10.1109","author":[{"given":"C.","family":"Werner","sequence":"first","affiliation":[]},{"given":"C.","family":"Hoyer","sequence":"additional","affiliation":[]},{"given":"A.","family":"Ho","sequence":"additional","affiliation":[]},{"given":"M.","family":"Jeeradit","sequence":"additional","affiliation":[]},{"given":"F.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"B.","family":"Garlepp","sequence":"additional","affiliation":[]},{"given":"W.","family":"Stonecypher","sequence":"additional","affiliation":[]},{"given":"S.","family":"Li","sequence":"additional","affiliation":[]},{"given":"A.","family":"Bansal","sequence":"additional","affiliation":[]},{"given":"A.","family":"Agarwal","sequence":"additional","affiliation":[]},{"given":"E.","family":"Alon","sequence":"additional","affiliation":[]},{"given":"V.","family":"Stojanovic","sequence":"additional","affiliation":[]},{"given":"J.","family":"Zerbe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/4.701256"},{"journal-title":"Verilog HDL","year":"1996","author":"palnitkar","key":"17"},{"key":"18","first-page":"375","article-title":"A framework for designing and reusing analog circuits","author":"liu","year":"2003","journal-title":"IEEE Int'l Conference for Computer-Aided Design"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346612"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818572"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346611"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493871"},{"key":"21","first-page":"1034","article-title":"A VCO jitter performance comparison of frequency synthesizer with analog-HDL and SPICE modeling","volume":"2","author":"kim","year":"1999","journal-title":"Proceedings of the IEEE Region 10 Conference"},{"key":"3","article-title":"The Impact of Environmental Conditions on Channel Performance","author":"sheets","year":"0","journal-title":"DesignCon 2004"},{"key":"20","article-title":"Design, modeling and characterization of high speed backplane interconnects","author":"kollipara","year":"0","journal-title":"DesignCon 2003"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493873"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.841504"},{"key":"10","first-page":"94","article-title":"A low power 128-tap digital adaptive equalizer for broadband modems","volume":"40","author":"nicol","year":"1997","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"7","first-page":"238","article-title":"A 1.0625Gbps transceiver with 2x-oversampling and transmit signal pre-emphasis","volume":"40","author":"fiedler","year":"1997","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249467"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818569"},{"key":"4","first-page":"66","article-title":"A 2Gb\/s\/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers","volume":"44","author":"zerbe","year":"2001","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.563672"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810045"}],"event":{"name":"IEEE 2005 Custom Integrated Circuits Conference, 2005.","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10489\/33245\/01568767.pdf?arnumber=1568767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T13:40:35Z","timestamp":1489498835000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/cicc.2005.1568767","relation":{},"subject":[]}}