{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:25:55Z","timestamp":1729617955188,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/cicc.2005.1568783","type":"proceedings-article","created":{"date-parts":[[2006,1,18]],"date-time":"2006-01-18T18:42:54Z","timestamp":1137609774000},"page":"770-773","source":"Crossref","is-referenced-by-count":1,"title":["Gated decap: gate leakage control of on-chip decoupling capacitors in scaled technologies"],"prefix":"10.1109","author":[{"family":"Yiran Chen","sequence":"first","affiliation":[]},{"family":"Hai Li","sequence":"additional","affiliation":[]},{"given":"K.","family":"Roy","sequence":"additional","affiliation":[]},{"family":"Cheng-Kok Koh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232837"},{"key":"2","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1145\/277044.277226","article-title":"Power considerations in the design of the Alpha 21264 microprocessor","author":"gowan","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/96.704931"},{"key":"7","doi-asserted-by":"crossref","first-page":"574","DOI":"10.1109\/4.563679","article-title":"Parasitic Resistance in an MOS Transistor Used as Onchip Decoupling Capacitance","volume":"32 4","author":"larsson","year":"1997","journal-title":"IEEE J of Solid State Ckts"},{"year":"2003","key":"6"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816145"},{"key":"9","doi-asserted-by":"crossref","first-page":"238","DOI":"10.1109\/ISEMC.2002.1032481","article-title":"Modeling of Realistic On-Chip Power Grid using the FDTD Method","volume":"1","author":"choi","year":"2002","journal-title":"Proc 2002 IEEE Int Symp Electromagn Compat"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544259"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261387"}],"event":{"name":"IEEE 2005 Custom Integrated Circuits Conference, 2005.","location":"San Jose, CA, USA"},"container-title":["Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10489\/33245\/01568783.pdf?arnumber=1568783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T22:30:11Z","timestamp":1497652211000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1568783\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/cicc.2005.1568783","relation":{},"subject":[]}}