{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:43:59Z","timestamp":1725511439553},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/cicc.2007.4405673","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T13:19:35Z","timestamp":1216387175000},"page":"21-24","source":"Crossref","is-referenced-by-count":7,"title":["A 550ps Access-Time Compilable SRAM in 65nm CMOS Technology"],"prefix":"10.1109","author":[{"given":"Larry","family":"Wissel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harold","family":"Pilo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"LeBlanc","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaopeng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Lamphier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Fragano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"198","article-title":"a 940mhz data-rate 8mb cmos sram","author":"braceras","year":"1999","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2003.1194719"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346589"},{"key":"6","first-page":"156","article-title":"a 300mhz multi-banked edram macro featuring gnd sense, bit-line twisting and direct reference cell write","author":"barth","year":"2002","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"5","first-page":"622","article-title":"a 5.6ghz 64kb dual-read data cache for the power6 processor","author":"davis","year":"2006","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"4","first-page":"148","article-title":"a 300mhz, 3.3v 1mb sram fabricated in a 0.5m process","author":"pilo","year":"1996","journal-title":"IEEE International Solid-State Circuits Conference"}],"event":{"name":"2007 IEEE Custom Integrated Circuits Conference","start":{"date-parts":[[2007,9,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,9,19]]}},"container-title":["2007 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4405666\/4405667\/04405673.pdf?arnumber=4405673","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:06:59Z","timestamp":1489684019000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4405673\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/cicc.2007.4405673","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}