{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T12:54:05Z","timestamp":1730206445234,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,9]]},"DOI":"10.1109\/cicc.2007.4405687","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T13:19:35Z","timestamp":1216387175000},"page":"85-88","source":"Crossref","is-referenced-by-count":20,"title":["CAD Techniques for Power Optimization in Virtex-5 FPGAs"],"prefix":"10.1109","author":[{"given":"Subodh","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Anderson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linda","family":"Farragher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159755"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6065-4"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831478"},{"year":"0","key":"1"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968285"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249359"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.205010"},{"key":"8","article-title":"the power of epga architectures","volume":"60","author":"tuan","year":"2007","journal-title":"Xcell J"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216946"}],"event":{"name":"2007 IEEE 29th Custom Integrated Circuits Conference","start":{"date-parts":[[2007,9,16]]},"location":"San Jose, CA","end":{"date-parts":[[2007,9,19]]}},"container-title":["2007 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4405666\/4405667\/04405687.pdf?arnumber=4405687","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,10]],"date-time":"2018-12-10T20:47:30Z","timestamp":1544474850000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4405687\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/cicc.2007.4405687","relation":{},"subject":[],"published":{"date-parts":[[2007,9]]}}}