{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,3]],"date-time":"2026-10-03T17:48:48Z","timestamp":1791049728056,"version":"4.1.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/cicc.2007.4405753","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T17:19:35Z","timestamp":1216401575000},"page":"361-368","source":"Crossref","is-referenced-by-count":25,"title":["Digitally-Enhanced Phase-Locking Circuits"],"prefix":"10.1109","author":[{"given":"Pavan Kumar","family":"Hanumolu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Un-Ku","family":"Moon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kartikeya","family":"Mayaram","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1990.110191"},{"key":"17","first-page":"603","article-title":"a 1.6gbps digital clock and data recovery circuit","author":"hanumolu","year":"2006","journal-title":"Proc IEEE CICC"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1972.1091181"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/4.173109"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"13","first-page":"222","article-title":"a 2.8gb\/s all-digital cdr with a 10b monotonie dco","author":"oh","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373349"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872739"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705317"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889443"},{"key":"20","first-page":"586","article-title":"a pvt-tolerant low-1\/f noise dual-loop hybrid pll in 0.18m","author":"lee","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257082"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705297"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.933469"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.953487"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568725"}],"event":{"name":"2007 IEEE Custom Integrated Circuits Conference","location":"San Jose, CA, USA","start":{"date-parts":[[2007,9,16]]},"end":{"date-parts":[[2007,9,19]]}},"container-title":["2007 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4405666\/4405667\/04405753.pdf?arnumber=4405753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T22:44:04Z","timestamp":1489704244000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4405753\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/cicc.2007.4405753","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}