{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T12:50:18Z","timestamp":1768481418908,"version":"3.49.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/cicc.2007.4405783","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T13:19:35Z","timestamp":1216387175000},"page":"511-514","source":"Crossref","is-referenced-by-count":12,"title":["An Integrated Modeling Paradigm of Circuit Reliability for 65nm CMOS Technology"],"prefix":"10.1109","author":[{"given":"Wenping","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anand T.","family":"Krishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rakesh","family":"Vattikonda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srikanth","family":"Krishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996644"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1063\/1.1567461"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419255"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"10","first-page":"176","article-title":"modeling and minimization of pmos nbti effect for robust nanometer design","author":"mcpherson","year":"2006","journal-title":"DAC"},{"key":"7","year":"0"},{"key":"6","author":"johns","year":"2004","journal-title":"Analog Integrated Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.21952"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.21953"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.876041"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/16.293309"}],"event":{"name":"2007 IEEE Custom Integrated Circuits Conference","location":"San Jose, CA, USA","start":{"date-parts":[[2007,9,16]]},"end":{"date-parts":[[2007,9,19]]}},"container-title":["2007 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4405666\/4405667\/04405783.pdf?arnumber=4405783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:32:52Z","timestamp":1489685572000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4405783\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/cicc.2007.4405783","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}