{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:11:24Z","timestamp":1729609884062,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/cicc.2007.4405807","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T13:19:35Z","timestamp":1216387175000},"page":"615-618","source":"Crossref","is-referenced-by-count":1,"title":["Modeling and Validation of Silicon Contour-Based Extraction and Simulation of Non-Uniform Devices"],"prefix":"10.1109","author":[{"given":"Thierry","family":"Devoivre","sequence":"first","affiliation":[]},{"given":"Richard","family":"Rouse","sequence":"additional","affiliation":[]},{"given":"Nishath","family":"Verghese","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Hurat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"285","article-title":"modeling of non-uniform device geometries for post-lithography circuit analysis","volume":"6156","author":"gupta","year":"2006","journal-title":"Proc of SPIE"},{"key":"2","article-title":"automated full-chip hotspot detection and removal flow for interconnect layers of cell-based designs","author":"roseboom","year":"0","journal-title":"SPIE 2007"},{"key":"10","article-title":"contextspecific leakage and delay analysis of a 65nm standard cell library for lithography-induced variability","author":"tsien","year":"0","journal-title":"SPIE 2007"},{"key":"1","article-title":"a genuine design for manufacturing checker for integrated circuit designers","author":"brandenburg","year":"0","journal-title":"SPIE 2006"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1117\/12.600887"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1117\/12.499089"},{"key":"5","first-page":"338","article-title":"unified length-\/width-dependent threshold voltage model with reverse short-channel and inverse narrow-width effects","volume":"2","author":"chiah","year":"2003","journal-title":"Nanotech 2003"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/16.2459"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/CICC.2003.1249396"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1117\/12.658087","article-title":"modeling of non-uniform device geometries for postlithography circuit analysis","volume":"6156","author":"gupta","year":"2006","journal-title":"Proc of SPIE"},{"key":"11","article-title":"model-based approach for design verification and cooptimization of catastrophic and parametric-related defects due to systematic manufacturing variations","author":"perry","year":"0","journal-title":"SPIE 2007"}],"event":{"name":"2007 IEEE Custom Integrated Circuits Conference","start":{"date-parts":[[2007,9,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,9,19]]}},"container-title":["2007 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4405666\/4405667\/04405807.pdf?arnumber=4405807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:04:39Z","timestamp":1497765879000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4405807\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/cicc.2007.4405807","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}