{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:31:33Z","timestamp":1725391893678},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/cicc.2007.4405811","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T13:19:35Z","timestamp":1216387175000},"page":"631-634","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Frequency-Domain Simulation of Massive Clock Meshes Using Parallel Harmonic Balance"],"prefix":"10.1109","author":[{"given":"Wei","family":"Dong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoji","family":"Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1145\/1278480.1278592","article-title":"accelerating harmonic balance simulation using efficient parallelizable hierarchical preconditioning","author":"wei dong","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159698"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382661"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597156"},{"journal-title":"Spectral methods for circuit analysis","year":"1999","author":"nastov","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510597"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368783"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992977"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2081-5"},{"key":"7","first-page":"385","article-title":"Exploiting input information in a model reduction algorithm for massively coupled parasitic networks","author":"silveira","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470349"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.384428"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146978"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382548"}],"event":{"name":"2007 IEEE Custom Integrated Circuits Conference","start":{"date-parts":[[2007,9,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,9,19]]}},"container-title":["2007 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4405666\/4405667\/04405811.pdf?arnumber=4405811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:04:42Z","timestamp":1497765882000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4405811\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/cicc.2007.4405811","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}