{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:22:26Z","timestamp":1742386946864,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,9]]},"DOI":"10.1109\/cicc.2007.4405844","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T13:19:35Z","timestamp":1216387175000},"page":"773-778","source":"Crossref","is-referenced-by-count":8,"title":["At Tape-out: Can System Yield in Terms of Timing\/Energy Specifications Be Predicted?"],"prefix":"10.1109","author":[{"given":"Antonis","family":"Papanikolaou","sequence":"first","affiliation":[]},{"given":"Miguel","family":"Miranda","sequence":"additional","affiliation":[]},{"given":"Pol","family":"Marchal","sequence":"additional","affiliation":[]},{"given":"Bart","family":"Dierickx","sequence":"additional","affiliation":[]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"1132","article-title":"area fill synthesis for uniform layout synthesis","volume":"21","author":"chen","year":"2002","journal-title":"IEEE TCAD"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268808"},{"key":"18","first-page":"321","author":"gupta","year":"2004","journal-title":"Toward a systematic-variation aware timing methodology"},{"key":"15","first-page":"343","author":"visweswariah","year":"2001","journal-title":"Death Taxes and Failing Chips"},{"key":"16","article-title":"practical aspects of coping with variability: an electrical view","author":"lin","year":"2006","journal-title":"Tutorial at DAC"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084866"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176315"},{"year":"0","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840285"},{"key":"20","first-page":"331","author":"visweswariah","year":"2004","journal-title":"First-Order Incremental Block-Based Statistical Timing Analysis"},{"key":"22","first-page":"556","author":"orshansky","year":"2002","journal-title":"A general probabilisitic framework for worst case timing analysis"},{"key":"23","first-page":"72","author":"grobman","year":"2001","journal-title":"Reticle Enhancement Technology Implications and Challenges for Physical Design"},{"key":"24","first-page":"123","article-title":"toward performance-driven reduction of the cost of ret-based lithography control","author":"sylvester","year":"2003","journal-title":"SPIE"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159753"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382559"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234195"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493857"},{"key":"3","first-page":"442","author":"rao","year":"2004","journal-title":"Parametric yield estimation considering leakage Variability"},{"year":"0","key":"2"},{"key":"10","first-page":"914","article-title":"impact of deep submicron (dsm) process variation effects in sram design","author":"wang","year":"2005","journal-title":"DATE"},{"key":"1","first-page":"413","article-title":"vth-hopping scheme to reduce subthreshold leakage for low-power processors","volume":"37","author":"nose","year":"2002","journal-title":"IEEE JSSC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.152"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249476"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2005.10.020"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2006.1706550"}],"event":{"name":"2007 IEEE 29th Custom Integrated Circuits Conference","start":{"date-parts":[[2007,9,16]]},"location":"San Jose, CA","end":{"date-parts":[[2007,9,19]]}},"container-title":["2007 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4405666\/4405667\/04405844.pdf?arnumber=4405844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T04:40:24Z","timestamp":1581050424000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4405844\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/cicc.2007.4405844","relation":{},"subject":[],"published":{"date-parts":[[2007,9]]}}}