{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:59:47Z","timestamp":1725415187460},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/cicc.2007.4405848","type":"proceedings-article","created":{"date-parts":[[2008,7,21]],"date-time":"2008-07-21T21:16:34Z","timestamp":1216674994000},"page":"791-794","source":"Crossref","is-referenced-by-count":1,"title":["A 180 Kbit Embeddable MRAM Memory Module"],"prefix":"10.1109","author":[{"given":"J. J.","family":"Nahas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Andre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Garni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Subramanian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. M.","family":"Alam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Papworth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Martino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811804"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269448"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493078"},{"article-title":"method of writing to scalable magnetoresistance random access memory element","year":"0","author":"savtchenko","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837962"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346648"},{"key":"5","article-title":"a 4 mbit 0.18 m 1t1mtj 'toggle' mram memory","author":"nahas","year":"2004","journal-title":"2004 International Solid State Circuits Conference"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2006.879727"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.837608"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842856"}],"event":{"name":"2007 IEEE Custom Integrated Circuits Conference","start":{"date-parts":[[2007,9,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,9,19]]}},"container-title":["2007 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4405666\/4405667\/04405848.pdf?arnumber=4405848","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T22:50:54Z","timestamp":1489704654000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4405848\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2007.4405848","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}