{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:23:57Z","timestamp":1725474237857},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/cicc.2007.4405859","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T17:19:35Z","timestamp":1216401575000},"page":"841-844","source":"Crossref","is-referenced-by-count":8,"title":["Physical Model for Power Supply Noise and Chip\/Package Co-Design in Gigascale Systems with the Consideration of Hot Spots"],"prefix":"10.1109","author":[{"given":"Gang","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deepak","family":"Sekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Azad","family":"Naeemi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaveh","family":"Shakeri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James D.","family":"Meindl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.374017"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870925"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"journal-title":"International Technology Roadmap for Semiconductor (ITRS)","year":"2005","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0505"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2004.1318361"},{"journal-title":"Handbook of Linear Partial Differential Equations for Engineers and Scientists","year":"2002","author":"polyanin","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.848125"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055152"},{"key":"8","article-title":"a 65nm logic technology featuring 35nm gate lengths,. enhanced channel strain, 8 cu interconnect layers, low-k ild and 0.57m. 2. sram cell","author":"bai","year":"2004","journal-title":"Tech Digest IEDM"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2004.1407616"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.816528"}],"event":{"name":"2007 IEEE Custom Integrated Circuits Conference","start":{"date-parts":[[2007,9,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,9,19]]}},"container-title":["2007 IEEE Custom Integrated Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4405666\/4405667\/04405859.pdf?arnumber=4405859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T21:31:43Z","timestamp":1489699903000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4405859\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/cicc.2007.4405859","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}